

#### **Vishay Semiconductors**

# Fast Infrared Transceiver Module Family (FIR, 4 Mbit/s) for 2.6 V to 5.5 V Operation



#### Description

The TFDU6101E, TFDS6401, TFDS6501E, TFDT6501E are a family of low-power infrared transceiver modules compliant to the IrDA standard for fast infrared data communication, supporting IrDA speeds up to 4.0 Mbit/s (FIR), HP-SIR, Sharp ASK and carrier based remote control modes up to 2 MHz. Integrated within the transceiver modules are a photo PIN diode, an infrared emitter (IRED), and a low-power CMOS control IC to provide a total front-end solution in a single package.

Vishay Telefunken's FIR transceivers are available in four package options, including our Baby Face package (TFDU610xE), the standard setting, once

#### Features

- Compliant to the IrDA physical layer standard (Up to 4 Mbit/s), HP–SIR<sup>®</sup>, Sharp ASK<sup>®</sup> and TV Remote Control
- For 3.0 V and 5.0 V Applications
- Operates from 2.6 V to 5.5 V within specification, operational down to 2.4 V
- Low Power Consumption (3 mA Supply Current)
- Power Shutdown Mode (1 µA Shutdown Current)
- Four Surface Mount Package Options
  - Universal ( $9.7 \times 4.7 \times 4.0$  mm)
  - Side View  $(13.0 \times 5.95 \times 5.3 \text{ mm})$
  - Top View  $(13.0 \times 7.6 \times 5.95 \text{ mm})$
  - Dracula (11.2  $\times$  5.6  $\times$  2.2 mm)
- Push-Pull-Receiver Output, grounded in shutdown mode

#### Applications

- Notebook Computers, Desktop PCs, Palmtop Computers (Win CE, Palm PC), PDAs
- Digital Still and Video Cameras
- Printers, Fax Machines, Photocopiers, Screen Projectors

smallest FIR transceiver available on the market. This wide selection provides flexibility for a variety of applications and space constraints. The transceivers are capable of directly interfacing with a wide variety of I/O devices which perform the modulation/ function. demodulation including National Semiconductor's PC87338, PC87108 and PC87109, SMC's FDC37C669, FDC37N769 and CAM35C44, and Hitachi's SH3. At a minimum, a current-limiting resistor in series with the infrared emitter and a V<sub>CC</sub> bypass capacitor are the only external components required implementing a complete solution.

- High Efficiency Emitter
- Baby Face (Universal) Package Capable of Surface Mount Soldering to Side and Top View Orientation
- Directly Interfaces with Various Super I/O and Controller Devices
- Built–In EMI Protection No External Shielding Necessary
- Few External Components Required
- Backward Pin to Pin Compatible to all Vishay Telefunken SIR and FIR Infrared Transceivers
- Split power supply, transmitter and receiver can be operated from two power supplies with relaxed requirements, thus saving costs
- Telecommunication Products (Cellular Phones, Pagers)
- Internet TV Boxes, Video Conferencing Systems
- External Infrared Adapters (Dongles)
- Medical and Industrial Data Collection Devices

#### Vishay Semiconductors



#### **Package Options**

TFDU6101E Baby Face (Universal) weight 0.20 g



TFDS6401 Dracula Side View weight 0.30 g TFDS6501E Side View weight 0.39 g



TFDT6501E Top View weight 0.39 g



#### **Ordering Information**

| Part Number   | Qty / Reel | Description   |
|---------------|------------|---|
| TFDU6101E-TR4 | 1000 pcs   | Oriented in carrier tape for side view surface mounting |
| TFDU6101E-TT4 | 1000 pcs   | Oriented in carrier tape for top view surface mounting  |
| TFDS6401-TR3  | 1000 pcs   | Side View   |
| TFDS6501E-TR4 | 750 pcs    | Side View   |
| TFDT6501E-TR4 | 750 pcs    | Top View  |

#### **Functional Block Diagram**



Figure 1. Functional Block Diagram

www.vishay.com 2 (17)



#### **Vishay Semiconductors**

### **Pin Description**

| Pin Number         |            | Function        | Description  | I/O | Active |
|--------------------|------------|-----------------|--|-----|--------|
| "U" and "T" Option | "S" Option |                 |  |     |        |
| 1                  | 8          | IRED Anode      | IRED anode, to be externally connected to $V_{CC}$ through a current control resistor. This pin is allowed to be supplied from an uncontrolled power supply separated from the controlled $V_{CC}$ supply  |     |        |
| 2                  | 1          | IRED Cathode    | IRED cathode, internally connected to driver transistor  |     |        |
| 3                  | 7          | Txd             | Transmit Data Input  | I   | HIGH   |
| 4                  | 2          | Rxd             | Received Data Output, push-pull CMOS<br>driver output capable of driving a stan-<br>dard CMOS or TTL load. No external<br>pull-up or pull-down resistor is required.<br><b>Pin is switched to ground when</b><br><b>device is in shutdown mode</b> | 0   | LOW    |
| 5                  | 6          | SD/Mode         | Shutdown/ Mode   | I   | HIGH   |
| 6                  | 3          | V <sub>CC</sub> | Supply Voltage   |     |        |
| 7                  | 5          | Mode            | HIGH: High speed mode;<br>LOW: Low speed mode, SIR only<br>(see chapter "Mode Switching")  | I   |        |
| 8                  | 4          | GND             | Ground   |     |        |

#### "U" Option Baby Face (Universal) and Dracula



14885

#### "S" Option Side View



IRED



"T" Option Top View

Detector

Figure 2. Pinnings



#### Vishay Semiconductors

#### **Absolute Maximum Ratings**

Reference point Pin: GND unless otherwise noted.

Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

| Parameters   | Test Conditions   | Symbol                 | Min.  | Тур. | Max.                  | Unit  |
|--|---|------------------------|-------|------|-----------------------|-------|
| Supply Voltage Range,<br>Transceiver   | 0 V <v<sub>CC2 &lt;6 V</v<sub>                                      | V <sub>CC1</sub>       | - 0.5 |      | 6                     | V     |
| Supply Voltage Range,<br>Transmitter   | 0 V <v<sub>CC1 &lt;6 V</v<sub>                                      | V <sub>CC2</sub>       | - 0.5 |      | 6                     | V     |
| Input Currents   | For all Pins, Except IRED<br>Anode Pin                              |                        |       |      | 10                    | mA    |
| Output Sinking Current   |   |                        |       |      | 25                    | mA    |
| Power Dissipation  | See Derating Curve  | PD                     |       |      | 350                   | mW    |
| Junction Temperature   |   | TJ                     |       |      | 125                   | °C    |
| Ambient Temperature<br>Range (Operating)   |   | T <sub>amb</sub>       | -25   |      | +85                   | °C    |
| Storage Temperature<br>Range   |   | T <sub>stg</sub>       | -25   |      | +85                   | °C    |
| Soldering Temperature  | See Recommended Solder<br>Profile (see Figure 11)                   |                        |       |      | 240                   | °C    |
| Average Output Current   |   | I <sub>IRED</sub> (DC) |       |      | 130                   | mA    |
| Repetitive Pulsed Output<br>Current  | <90 µs, t <sub>on</sub> <20%  | I <sub>IRED</sub> (RP) |       |      | 600                   | mA    |
| IRED Anode Voltage   |   | V <sub>IREDA</sub>     | - 0.5 |      | 6                     | V     |
| Transmitter Data Input<br>Voltage  |   | V <sub>Txd</sub>       | - 0.5 |      | V <sub>CC1</sub> +0.5 | V     |
| Receiver Data Output<br>Voltage  |   | V <sub>Rxd</sub>       | - 0.5 |      | V <sub>CC1</sub> +0.5 | V     |
| Virtual Source Size  | Method:<br>(1–1/e) encircled energy                                 | d                      | 2.5   | 2.8  |                       | mm    |
| Maximum Intensity for<br>Class 1 Operation of<br>IEC825–1 or EN60825–1<br>(worst case IrDA FIR<br>pulse pattern) | EN60825, 1997,<br>unidirectional operation,<br>worst case test mode |                        |       |      | 320                   | mW/sr |

www.vishay.com 4 (17)



**Vishay Semiconductors** 

#### **Electrical Characteristics**

 $T_{amb} = 25^{\circ}C$ ,  $V_{CC} = 2.6V$  to 5.5 V unless otherwise noted. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

| Parameters                                 | Test Conditions / Pins   | Symbol          | Min.                  | Тур. | Max.     | Unit     |  |
|--|--|-----------------|-----------------------|------|----------|----------|--|
| Transceiver                                |  |                 |                       |      |          |          |  |
| Supply Voltage                             |  | V <sub>CC</sub> | 2.6                   |      | 5.5      | V        |  |
| Dynamic Supply Current                     | Receive mode only.<br>In transmit mode, add additional 85 mA (typ) for IRED current                    |                 |                       |      |          |          |  |
|  | $SD = Low, E_e = 0 klx$  | I <sub>CC</sub> |                       | 3    | 4.5      | mA       |  |
|  | $SD = Low, E_e = 1 klx *)$   | I <sub>CC</sub> |                       | 3    | 4.5      | mA       |  |
| Standby Supply Current                     | SD = High,<br>Mode = Floating,<br>T = 25°C, $E_e = 0 \text{ klx}$<br>T = 25°C, $E_e = 1 \text{ klx *}$ | I <sub>SD</sub> |                       |      | 1<br>1.5 | μA<br>μA |  |
|  | SD = High, T = 85°C,<br>Mode = Floating,<br>Not Ambient Light<br>Sensitive                             | I <sub>SD</sub> |                       |      | 5        | μΑ       |  |
| Operating Temperature<br>Range             |  | T <sub>A</sub>  | -25                   |      | +85      | °C       |  |
| Output Voltage Low                         | $R_{load} = 2.2 \text{ k}\Omega,$<br>$C_{load} = 15 \text{ pF}$  | V <sub>OL</sub> |                       | 0.5  | 0.8      | V        |  |
| Output Voltage High                        | $R_{load} = 2.2 \text{ k}\Omega,$<br>$C_{load} = 15 \text{ pF}$  | V <sub>OH</sub> | V <sub>CC</sub> -0.5  |      |          | V        |  |
| Input Voltage Low<br>(Txd, SD/ Mode, Mode) |  | VIL             | 0                     |      | 0.8      | V        |  |
| Input Voltage High                         | CMOS level **)   | VIH             | 0.9 x V <sub>CC</sub> |      |          | V        |  |
| (Txd, SD/ Mode, Mode)                      | TTL level, $V_{CC} \ge 4.5 \text{ V}$  | VIH             | 2.4                   |      |          | V        |  |
| Input Leakage Current<br>(Txd, SD/ Mode)   |  | ١L              | -10                   |      | +10      | μA       |  |
| Input Leakage Current,<br>Mode             |  | ΙL              | -80                   |      | +80      | μA       |  |
| Input Capacitance                          |  | CI              |                       |      | 5        | pF       |  |

\*) \*\*) Standard Illuminant A

The typical threshold level is between 0.5 x  $V_{CC/2}$  ( $V_{CC}$  = 3 V) and 0.4 x  $V_{CC}$  ( $V_{CC}$  = 5.5 V). It is recommended to use the specified min/ max values to avoid increased operating current.



#### Vishay Semiconductors

#### **Optoelectronic Characteristics**

 $T_{amb}$  = 25°C,  $V_{CC}$  = 2.6 V to 5.5 V unless otherwise noted. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

| Parameters   | Test Conditions  | Symbol               | Min. | Тур. | Max.              | Unit              |
|--|--|----------------------|------|------|-------------------|-------------------|
| Receiver   |  |                      |      |      |                   |                   |
| Minimum Detection<br>Threshold Irradiance,<br>SIR Mode | TFDS6501E/ TFDT6501E<br>9.6 kbit/s to 115.2 kbit/s<br>$\lambda$ = 850 nm to 900 nm | Ee                   |      | 20   | 35                | mW/m <sup>2</sup> |
|  | TFDU6101E, TFDS6401<br>9.6 kbit/s to 115.2 kbit/s<br>λ = 850 nm to 900 nm          | Ee                   |      | 25   | 40                | mW/m <sup>2</sup> |
| Minimum Detection<br>Threshold Irradiance,<br>MIR Mode | TFDS6501E/ TFDT6501E<br>1.152 Mbit/s<br>λ = 850 nm to 900 nm                       | E <sub>e</sub>       |      | 50   |                   | mW/m <sup>2</sup> |
|  | TFDU6101E, TFDS6401<br>1.152 Mbit/s<br>λ = 850 nm to 900 nm                        | Ee                   |      | 65   |                   | mW/m <sup>2</sup> |
| Minimum Detection<br>Threshold Irradiance,<br>FIR Mode | TFDS6501E/ TFDT6501E<br>4.0 Mbit/s<br>λ = 850 nm to 900 nm                         | Ee                   |      | 65   | 100               | mW/m <sup>2</sup> |
|  | TFDU6101E, TFDS6401<br>4.0 Mbit/s<br>λ = 850 nm to 900 nm                          | Ee                   |      | 85   | 100               | mW/m <sup>2</sup> |
| Maximum Detection<br>Threshold Irradiance              | $\lambda = 850 \text{ nm}$ to 900 nm   | E <sub>e</sub>       | 5    | 10   |                   | kW/m <sup>2</sup> |
| Logic LOW Receiver<br>Input Irradiance                 |  | E <sub>e</sub>       | 4    |      |                   | mW/m <sup>2</sup> |
| Rise Time of Output<br>Signal—,,,,kIII                 | 10% to 90%, @2.2 kΩ, 15 pF   | t <sub>r (Rxd)</sub> | 10   |      | 40                | ns                |
| Fall Time of Output<br>Signal                          | 90% to 10%, @2.2 kΩ, 15 pF   | t <sub>f (Rxd)</sub> | 10   |      | 40                | ns                |
| Rxd Pulse Width of                                     | Input pulse length 20 μs, 9.6 kbit/s   | t <sub>PW</sub>      | 1.2  | 10   | 20                | μs                |
| Output Signal, 50%<br>SIR Mode                         | Input pulse length 1.41 μs,<br>115.2 kbit/s  | t <sub>PW</sub>      | 1.2  |      | 1/2 bit<br>length | μs                |
| Rxd Pulse Width of<br>Output Signal, 50%<br>MIR Mode   | Input pulse length 217 ns,<br>1.152 Mbit/s   | t <sub>PW</sub>      | 110  |      | 260               | ns                |
| Rxd Pulse Width of                                     | Input pulse length 125 ns, 4.0 Mbit/s  | t <sub>PW</sub>      | 100  |      | 160               | ns                |
| FIR Mode   | Input pulse length 250 ns, 4.0 Mbit/s  | t <sub>PW</sub>      | 200  |      | 290               | ns                |
| Stochastic Jitter,<br>Leading Edge,<br>FIR Mode        | Input Irradiance = 100 mW/m <sup>2</sup> ,<br>4.0 Mbit/s                           |                      |      | ±10  |                   | ns                |
| Latency  |  | tL                   |      | 120  | 300               | μs                |



**Vishay Semiconductors** 

#### **Optoelectronic Characteristics (continued)**

 $T_{amb}$  = 25°C, V<sub>CC</sub> = 2.6 V to 5.5 V unless otherwise noted. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

| Parameters   | Test Conditions   | Symbol                                   | Min. | Тур. | Max. | Unit  |
|--|---|--|------|------|------|-------|
| Transmitter  | •   |  |      |      |      |       |
| IRED Operating Current                               | R1*) = 7.2 Ω, V <sub>CC</sub> = 5.0 V   | I <sub>D</sub>                           |      | 0.4  | 0.55 | А     |
| Output Radiant Intensity (see Figure 3)              | $V_{CC}$ = 5.0 V, $\alpha$ = 0°, 15°<br>Txd = High, SD = Low, R1 = 7.2 $\Omega$   | Ι <sub>e</sub>                           | 120  | 170  | 350  | mW/sr |
| Output Radiant Intensity                             | $V_{CC} = 5.0 \text{ V}, \alpha = 0^{\circ}, 15^{\circ}$<br>Txd = Low, SD = High,<br>(Receiver is inactive as long as<br>SD = High) R1 = 7.2 $\Omega$ | I <sub>e</sub>                           |      |      | 0.04 | mW/sr |
| Output Radiant Intensity,<br>Angle of Half Intensity |   | α  |      | ±24  |      | 0     |
| Peak – Emission<br>Wavelength                        |   | $\lambda_{\rm P}$                        | 880  |      | 900  | nm    |
| Optical Output Pulse<br>Duration                     | Input pulse width 217 ns,<br>1.152 Mbit/s   | t <sub>opt</sub>                         | 207  | 217  | 227  | ns    |
|  | Input pulse width 125 ns,<br>4 Mbit/s   | t <sub>opt</sub>                         | 117  | 125  | 133  | ns    |
|  | Input pulse width 250 ns,<br>4 Mbit/s   | t <sub>opt</sub>                         | 242  | 250  | 258  | ns    |
|  | Input pulse width t < 80 $\mu$ s<br>Input pulse width t ≥ 80 $\mu$ s  | t <sub>opt</sub>                         |      | t    | 80   | μs    |
| Optical Rise Time,<br>Fall Time                      |   | t <sub>ropt</sub> ,<br>t <sub>fopt</sub> | 10   |      | 40   | ns    |
| Optical Overshoot                                    |   |  |      |      | 10   | %     |

\*) R1: control series resistor for current limitation



#### Vishay Semiconductors

#### Recommended Circuit Diagram

The only required component for designing an IrDA 1.3 solution using Vishay Telefunken transceivers is a current limiting resistor, R1, to the IRED. However, depending on the entire system design and board layout, additional components may be required (see figure KEIN MERKER).



Figure 3. Recommended Application Circuit

Table 1. Recommended Application Circuit Components

Vishay Telefunken transceivers integrate a sensitive receiver and a built-in power driver. The combination of both needs a careful circuit board layout. The use of thin, long, resistive and inductive wiring should be avoided. The inputs (Txd, SD/ Mode) and the output Rxd should be directly (DC) coupled to the I/O circuit.

R1 is used for controlling the current through the IR emitter. For increasing the output power of the IRED, the value of the resistor should be reduced. Similarly, to reduce the output power of the IRED, the value of the resistor should be increased. For typical values of R1 see figure 4. For IrDA compliant operation, a current control resistor of 7.2  $\Omega$  is recommended. For compensating losses of the cosmetic window, reducing that value to 5.6  $\Omega$  is acceptable. The upper drive current limitation is dependent on the duty cycle and is given by the absolute maximum ratings on the data sheet.

R2, C1 and C2 are optional and dependent on the quality of the supply voltage  $V_{CC}$  and injected noise. An unstable power supply with dropping voltage during transmission may reduce sensitivity (and transmission range) of the transceiver.

The placement of these parts is critical. It is strongly recommended to position C2 as near as possible to the transceiver power supply pins. An electrolytic capacitor should be used for C1 while a ceramic capacitor is used for C2.

| Component | Recommended Value   | Vishay Part Number   |
|-----------|---|----------------------|
| C1        | 4.7 μF, Tantalum  | 293D 475X9 016B 2T   |
| C2        | 0.1 μF, Ceramic   | VJ 1206 Y 104 J XXMT |
| R1        | 5 V supply voltage: 7.2 $\Omega$ , 0.25 W<br>(recommend using<br>two 3.6 $\Omega$ , 0.125 W resistors in series)<br>3.3 V supply voltage: 3.6 $\Omega$ , 0.25 W<br>(recommend using | CRCW-1206-3R60-F-RT1 |
|           | two 1.8 $\Omega$ , 0.125 W resistors in series)   | CRCW-1206-1R80-F-RT1 |
| R2        | 47 Ω , 0.125 W  | CRCW-1206-47R0-F-RT1 |

www.vishay.com

8 (17)





Figure 4. Intensity I<sub>e</sub> vs. Current Control Resistor R1, 5 V Applications



Figure 5. Intensity I<sub>e</sub> vs. Current Control Resistor R1, 3 V Applications

In addition, when connecting the described circuit to the power supply, low impedance wiring should be used.

#### I/O and Software

In the description, already different I/Os are mentioned. Differnt combinations are tested and the function verified with the special drivers available from the I/O suppliers. In special cases refer to the I/O manual, the Vishay application notes, or contact directly Vishay Sales, Marketing or Application.

#### Control: Differences to TFDx6000 Series

For applications using I/Os from NSC, Winbond and TI no software upgrade is necessary. In combination with the latest SMSC controllers for Microsoft Windows 98<sup>®</sup> a software upgrade is necessary,

Document Number 82525 Rev. B1.6, 02–Nov–00

#### **Vishay Semiconductors**

drivers are available from SMSC and Vishay Semiconductor GmbH. This software is intended to work with Windows  $95^{\text{(B)}}$ , too. Alternatively the HP/ Sharp settings can be selected. The Microsoft Operating Systems NT 5.0<sup>(B)</sup> Beta 2 and Windows 2000<sup>(B)</sup> provide Miniport device drivers.

#### **Mode Switching**

The TFDU6101E, TFDS6401, TFDS6501E and TFDT6501E do not power on with a default mode, therefore the data transfer rate has to be set by a programming sequence using the Txd and SD/ Mode inputs as described below or selected by setting the Mode Pin. The Mode Pin can be used to statically set the mode (Mode Pin: LOW: SIR, HIGH: 0.576 Mbit/s to 4.0 Mbit/s). When using the Mode Pin, the standby current may increase to about 50 to 60 uA when high or low. If not used or in standby mode, the mode input should float to minimize standby current. The low frequency mode covers speeds up to 115.2 kbit/s. Signals with higher data rates should be detected in the high frequency mode. Lower frequency data can also be received in the high frequency mode but with reduced sensitivity. To switch the transceivers from low frequency mode to the high frequency mode and vice versa, the programming sequences described below are required.



Figure 6. Mode Switching Timing Diagram

# Setting to the High Bandwidth Mode (0.576 Mbit/s to 4.0 Mbit/s)

- 1. Set SD/MODE input to logic "HIGH".
- 2. Set Txd input to logic "HIGH". Wait  $t_s \ge 200$  ns.
- Set SD/MODE to logic "LOW" (this negative edge latches state of Txd, which determines speed setting).
- After waiting t<sub>h</sub> ≥ 200 ns Txd can be set to logic "LOW". The hold time of Txd is limited by the maximum allowed pulse length.

Txd is now enabled as normal Txd input for the high bandwidth mode.

#### Vishay Semiconductors

# Setting to the Lower Bandwidth Mode (2.4 kbit/s to 115.2 kbit/s)

- 1. Set SD/MODE input to logic "HIGH".
- Set SD/MODE to logic "LOW" (this negative edge latches state of Txd, which determines speed setting).
- 4. Txd must be held for  $t_h \ge 200$  ns.

Txd is now enabled as normal Txd input for the lower bandwidth mode.

2. Set Txd input to logic "LOW". Wait  $t_{s} \geq 200 \mbox{ ns.}$ 

#### **Recommended SMD Pad Layout**

The leads of the device should be soldered in the center position of the pads.



Figure 7. TFDU6101E BabyFace (Universal)



Figure 8. TFDS6401 (Dracula)





#### **Vishay Semiconductors**



Figure 9. TFDS6501E Side View Package Pad 1 is longer to designate Pin 1 connection to transceiver.



Figure 10. TFDT6501E Top View Package Pad 1 is longer to designate Pin 1 connection to transceiver.

Note: Leads of the device should be at least 0.3 mm within the ends of the pads.

#### **Recommended Solder Profile**







#### Vishay Semiconductors

# TFDU6101E – Baby Face (Universal) Package (Mechanical Dimensions)



www.vishay.com 12 (17)



**Vishay Semiconductors** 

#### **TFDS6401** Package (Mechanical Dimensions)

VISHAY



Drawing-No.: 6.550-5203.01-3 Issue: 2; 03.07.00

Document Number 82525 Rev. B1.6, 02–Nov–00 15971



#### Vishay Semiconductors

#### **TFDS6501E – Side View Package (Mechanical Dimensions)**



www.vishay.com 14 (17)



**Vishay Semiconductors** 





#### **Vishay Semiconductors**

#### **Revision History:**

- B1.1, 01/03/1999: New edition for optimized E family. TFDxxx01E RXD output is grounded when the device is switched to shutdown mode.
- B1.2, 15/03/1999: A clean tri-state version with floating output in shutdown mode was added as 02 version. The output radiant intensity was increased.
- B1.4a, 26/10/1999:TR3 changed to TR4 for 01 types, weight of packages added.
- B1.4b, 22/11/1999: Max. operating current changed from 4.0 mA to 4.5 mA, Dracula package version added, some typos corrected.
- B1.5, 13/10/2000: Typos corrected
- B1.6, 02/11/2000: SMD pad layout tolerances added



#### **Vishay Semiconductors**

#### **Ozone Depleting Substances Policy Statement**

It is the policy of Vishay Semiconductor GmbH to

- 1. Meet all present and future national and international statutory requirements.
- 2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

Vishay Semiconductor GmbH has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

- 1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
- 2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
- 3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

Vishay Semiconductor GmbH can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

We reserve the right to make changes to improve technical design and may do so without further notice. Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use Vishay Semiconductors products for any unintended or unauthorized application, the buyer shall indemnify Vishay Semiconductors against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

> Vishay Semiconductor GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone: 49 (0)7131 67 2831, Fax number: 49 (0)7131 67 2423