

2Kx8 Dual-Port Static RAM

Features

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- 2K x 8 organization
- 0.65-micron CMOS for optimum speed/power
- · High-speed access: 15 ns
- Low operating power: I_{CC} = 110 mA (max.)
- · Fully asynchronous operation
- Automatic power-down
- Master CY7C132/CY7C136 easily expands data bus width to 16 or more bits using slave CY7C142/CY7C146
- BUSY output flag on CY7C132/CY7C136; BUSY input on CY7C142/CY7C146
- INT flag for port-to-port communication (52-pin PLCC/PQFP versions)
- Available in 48-pin DIP (CY7C132/142), 52-pin PLCC and 52-pin TQFP (CY7C136/146)
- Pin-compatible and functionally equivalent to IDT7132/IDT7142


Functional Description

The CY7C132/CY7C136/CY7C142 and CY7C146 are high-speed CMOS 2K by 8 dual-port static RAMs. Two ports are provided to permit independent access to any location in memory. The CY7C132/CY7C136 can be utilized as either a standalone 8-bit dual-port static RAM or as a MASTER dual-port RAM in conjunction with the CY7C142/CY7C146 SLAVE dual-port device in systems requiring 16-bit or greater word widths. It is the solution to applications requiring shared or buffered data such as cache memory for DSP, bit-slice, or multiprocessor designs.

Each port has independent control pins; chip enable (\overline{CE}), write enable (R/\overline{W}), and output enable (\overline{OE}). BUSY flags are provided on each port. In addition, an interrupt flag (\overline{INT}) is provided on each port of the 52-pin PLCC version. BUSY signals that the port is trying to access the same location currently being accessed by the other port. On the PLCC version, \overline{INT} is an interrupt flag indicating that data has been placed in a unique location (7FF for the left port and 7FE for the right port).

An automatic power-down feature is controlled independently on each port by the chip enable (\overline{CE}) pins.


The CY7C132/CY7C142 are available in 48-pin DIP. The CY7C136/CY7C146 are available in 52-pin PLCC and PQFP.




- CY7C132/CY7C136 (Master): BUSY is open drain output and requires pull-up resistor. CY7C142/CY7C146 (Slave): BUSY is input.
- 2. Open drain outputs; pull-up resistor required.



Pin Configurations (continued)





Selection Guide

| | | 7C136-15 ^[3] 7C146-15 | 7C132-25 ^[3] 7C136-25 7C142-25 7C146-25 | 7C132-30 7C136-30 7C142-30 7C146-30 | 7C132-35 7C136-35 7C142-35 7C146-35 | 7C132-45 7C136-45 7C142-45 7C146-45 | 7C132-55 7C136-55 7C142-55 7C146-55 |
|--------------------------------|-----------|-------------------------------------|-------------------------------------------------------------|----------------------------------------------|----------------------------------------------|----------------------------------------------|----------------------------------------------|
| Maximum Access Time (ns) |) | 15 | 25 | 30 | 35 | 45 | 55 |
| Maximum Operating Current (mA) | Com'l/Ind | 190 | 170 | 170 | 120 | 120 | 110 |
| Maximum Operating Current (mA) | Military | | | | 170 | 170 | 120 |
| Maximum Standby | Com'l/Ind | 75 | 65 | 65 | 45 | 45 | 35 |
| Current (mA) | Military | | | | 65 | 65 | 45 |

Shaded area contains preliminary information.

Maximum Ratings

| (Above which the useful life may be impalines, not tested.) | ired. For user guide- |
|-------------------------------------------------------------|-----------------------|
| Storage Temperature | –65°C to +150°C |
| Ambient Temperature with Power Applied | 55°C to +125°C |
| Supply Voltage to Ground Potential (Pin 48 to Pin 24) | 0.5V to +7.0V |
| DC Voltage Applied to Outputs in High Z State | 0.5V to +7.0V |
| DC Input Voltage | 3.5V to +7.0V |
| Output Current into Outputs (LOW) | 20 mA |
| | |

3. 15 and 25-ns version available in PQFP and PLCC packages only.

| Static Discharge Voltage | >2001V |
|--------------------------------|---------|
| (per MIL-STD-883, Method 3015) | |
| Latch Un Current | 200 m A |

Operating Range

| Range | Ambient Temperature | v _{cc} |
|-------------------------|------------------------|-----------------|
| Commercial | 0°C to +70°C | 5V ± 10% |
| Industrial | -40°C to +85°C | 5V ± 10% |
| Military ^[4] | −55°C to +125°C | 5V ± 10% |

4. T_A is the "instant on" case temperature.



Electrical Characteristics Over the Operating Range^[5]

| | | Test Conditions | | 7C130 | 6-15 ^[3] 16-15 | 7C136 7C14 | 2-30 ^[3] 5-25,30 42-30 5-25,30 | 7C130 | 2-35,45 6-35,45 2-35,45 6-35,45 | 7C13 | 32-55 36-55 42-55 46-55 | |
|------------------|------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|------------|------------------------------|---------------|----------------------------------------------------|-------|------------------------------------------|------|----------------------------------|------|
| Parameter | Description | | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| V _{OH} | Output HIGH Voltage | $V_{CC} = Min., I_{OH} = -4.0$ | mA | 2.4 | | 2.4 | | 2.4 | | 2.4 | | V |
| V _{OL} | Output LOW Voltage | $I_{OL} = 4.0 \text{ mA}$ | | | 0.4 | | 0.4 | | 0.4 | | 0.4 | V |
| | | $I_{OL} = 16.0 \text{ mA}^{[6]}$ | | | 0.5 | | 0.5 | | 0.5 | | 0.5 | |
| V _{IH} | Input HIGH Voltage | | | 2.2 | | 2.2 | | 2.2 | | 2.2 | | V |
| V _{IL} | Input LOW Voltage | | | | 8.0 | | 8.0 | | 0.8 | | 0.8 | V |
| I _{IX} | Input Load Current | $GND \le V_1 \le V_{CC}$ | | -5 | +5 | -5 | +5 | -5 | +5 | -5 | +5 | μΑ |
| I _{OZ} | Output Leakage Current | $GND \le V_O \le V_{CC}$, Output Disabled | | - 5 | +5 | - 5 | +5 | -5 | +5 | -5 | +5 | μΑ |
| I _{OS} | Output Short Circuit Current ^[7] | V _{CC} = Max., V _{OUT} = GND | | | -350 | | -350 | | -350 | | -350 | mA |
| I _{CC} | V _{CC} Operating | CE = V _{IL} , | Com'l | | 190 | | 170 | | 120 | | 110 | mA |
| | Supply Current | Outputs Open, f = f _{MAX} ^[8] | Mil | | | | | | 170 | | 120 | |
| I _{SB1} | Standby Current | \overline{CE}_L and $\overline{CE}_R \ge V_{IH}$, | Com'l | | 75 | | 65 | | 45 | | 35 | mA |
| | Both Ports, TTL Inputs | $f = f_{MAX}^{[8]}$ | Mil | | | | | | 65 | | 45 | |
| I _{SB2} | Standby Current | \overline{CE}_L or $\overline{CE}_R \ge V_{IH}$, | Com'l | | 135 | | 115 | | 90 | | 75 | mA |
| | One Port, TTL Inputs | Active Port Outputs Open, $f = f_{MAX}^{[8]}$ | Mil | | | | | | 115 | | 90 | |
| I _{SB3} | Standby Current | Both Ports CE _L and | Com'l | | 15 | | 15 | | 15 | | 15 | mA |
| | Both Ports, CMOS Inputs | $\overline{CE}_R \ge V_{CC} - 0.\overline{2}V$, $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$, $f = 0$ | Mil | | | | | | 15 | | 15 | |
| I _{SB4} | Standby Current | One Port CE _L or | Com'l | | 125 | | 105 | | 85 | | 70 | mA |
| | One Port, CMOS Inputs | $ \overline{CE}_R \ge V_{CC} - \overline{0}.2V, \\ V_{IN} \ge V_{CC} - 0.2V \text{ or } \\ V_{IN} \le 0.2V, \\ \text{Active Port Outputs} \\ \text{Open,} \\ f = f_{MAX}^{[8]} $ | Mil | | | | | | 105 | | 85 | |

Shaded area contains preliminary information.


Capacitance^[9]

| Parameter | Description | Test Conditions | Max. | Unit |
|------------------|--------------------|-----------------------------------------|------|------|
| C _{IN} | Input Capacitance | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 15 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = 5.0V$ | 10 | pF |

- See the last page of this specification for Group A subgroup testing information.
 BUSY and INT pins only.
 Duration of the short circuit should not exceed 30 seconds.
 At f=f_{MAX}, address and data inputs are cycling at the maximum frequency of read cycle of 1/t_{rc} and using AC Test Waveforms input levels of GND to 3V.
 This parameter is guaranteed but not tested.



AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range^[5, 10]

| | | 7C13 7C14 | 6-15 ^[3] 46-15 | 7C1 7C1 | 2-25 ^[3] 36-25 42-25 46-25 | 7C1: 7C1: | 32-30 36-30 42-30 46-30 | | |
|-------------------|------------------------------------------|--------------|------------------------------|------------|------------------------------------------------|--------------|----------------------------------|------|--|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Unit | |
| READ CYCLE | | | | | | | | | |
| t _{RC} | Read Cycle Time | 15 | | 25 | | 30 | | ns | |
| t _{AA} | Address to Data Valid ^[11] | | 15 | | 25 | | 30 | ns | |
| t _{OHA} | Data Hold from Address Change | 0 | | 0 | | 0 | | ns | |
| t _{ACE} | CE LOW to Data Valid ^[11] | | 15 | | 25 | | 30 | ns | |
| t _{DOE} | OE LOW to Data Valid ^[11] | | 10 | | 15 | | 20 | ns | |
| t _{LZOE} | OE LOW to Low Z ^[9, 12] | 3 | | 3 | | 3 | | ns | |
| t _{HZOE} | OE HIGH to High Z ^[9, 12, 13] | | 10 | | 15 | | 15 | ns | |
| t _{LZCE} | CE LOW to Low Z ^[9, 12] | 3 | | 5 | | 5 | | ns | |
| t _{HZCE} | CE HIGH to High Z ^[9, 12, 13] | | 10 | | 15 | | 15 | ns | |
| t _{PU} | CE LOW to Power-Up ^[9] | 0 | | 0 | | 0 | | ns | |
| t _{PD} | CE HIGH to Power-Down ^[9] | | 15 | | 25 | | 25 | ns | |
| WRITE CYCL | E ^[14] | | | • | | • | | • | |
| t _{WC} | Write Cycle Time | 15 | | 25 | | 30 | | ns | |
| t _{SCE} | CE LOW to Write End | 12 | | 20 | | 25 | | ns | |
| t _{AW} | Address Set-Up to Write End | 12 | | 20 | | 25 | | ns | |
| t _{HA} | Address Hold from Write End | 2 | | 2 | | 2 | | ns | |
| t _{SA} | Address Set-Up to Write Start | 0 | | 0 | | 0 | | ns | |
| t _{PWE} | R/W Pulse Width | 12 | | 15 | | 25 | | ns | |
| t _{SD} | Data Set-Up to Write End | 10 | | 15 | | 15 | | ns | |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | 0 | | ns | |
| t _{HZWE} | R/\overline{W} LOW to High $Z^{[9]}$ | | 10 | | 15 | | 15 | ns | |
| t _{LZWE} | R/W HIGH to Low Z [9] | 0 | | 0 | | 0 | | ns | |



$\textbf{Switching Characteristics} \ \, \text{Over the Operating Range}^{[5,\,10]} \ \, \text{(continued)}$

| | | | 6-15 ^[3] 46-15 | 7C1: 7C1: | 2-25 ^[3] 36-25 42-25 46-25 | 7C13 | 32-30 36-30 42-30 46-30 | |
|-------------------|-------------------------------------------------|------|------------------------------|--------------|------------------------------------------------|------|----------------------------------|------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| BUSY/INTERF | RUPT TIMING | | | | | | | |
| t _{BLA} | BUSY LOW from Address Match | | 15 | | 20 | | 20 | ns |
| t _{BHA} | BUSY HIGH from Address Mismatch ^[15] | | 15 | | 20 | | 20 | ns |
| t _{BLC} | BUSY LOW from CE LOW | | 15 | | 20 | | 20 | ns |
| t _{BHC} | BUSY HIGH from CE HIGH ^[15] | | 15 | | 20 | | 20 | ns |
| t _{PS} | Port Set Up for Priority | 5 | | 5 | | 5 | | ns |
| t _{WB} | R/W LOW after BUSY LOW[16] | 0 | | 0 | | 0 | | ns |
| t _{WH} | R/W HIGH after BUSY HIGH | 13 | | 20 | | 30 | | ns |
| t _{BDD} | BUSY HIGH to Valid Data | | 15 | | 25 | | 30 | ns |
| t _{DDD} | Write Data Valid to Read Data Valid | | Note 17 | | Note 17 | | Note 17 | ns |
| t _{WDD} | Write Pulse to Data Delay | | Note 17 | | Note 17 | | Note 17 | ns |
| INTERRUPT T | IMING ^[18] | | • | l | • | • | • | |
| t _{WINS} | R/W to INTERRUPT Set Time | | 15 | | 25 | | 25 | ns |
| t _{EINS} | CE to INTERRUPT Set Time | | 15 | | 25 | | 25 | ns |
| t _{INS} | Address to INTERRUPT Set Time | | 15 | | 25 | | 25 | ns |
| t _{OINR} | OE to INTERRUPT Reset Time ^[15] | | 15 | | 25 | | 25 | ns |
| t _{EINR} | CE to INTERRUPT Reset Time ^[15] | | 15 | | 25 | | 25 | ns |
| t _{INR} | Address to INTERRUPT Reset Time ^[15] | | 15 | | 25 | | 25 | ns |
| Shaded area conta | ins preliminary information. | | | | | | | |

Shaded area contains preliminary information.

Switching Characteristics Over the Operating Range^[5, 10]

| | | 7C13 | 32-35 36-35 42-35 46-35 | 7C132-45 7C136-45 7C142-45 7C146-45 | | 7C132-55 7C136-55 7C142-55 7C146-55 | | |
|-------------------|------------------------------------------|------|----------------------------------|----------------------------------------------|------|----------------------------------------------|------|------|
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| READ CYCL | Ē | | | | | | | |
| t _{RC} | Read Cycle Time | 35 | | 45 | | 55 | | ns |
| t _{AA} | Address to Data Valid ^[11] | | 35 | | 45 | | 55 | ns |
| t _{OHA} | Data Hold from Address Change | 0 | | 0 | | 0 | | ns |
| t _{ACE} | CE LOW to Data Valid ^[11] | | 35 | | 45 | | 55 | ns |
| t _{DOE} | OE LOW to Data Valid ^[11] | | 20 | | 25 | | 25 | ns |
| t _{LZOE} | OE LOW to Low Z ^[9, 12] | 3 | | 3 | | 3 | | ns |
| t _{HZOE} | OE HIGH to High Z ^[9, 12, 13] | | 20 | | 20 | | 25 | ns |
| t _{LZCE} | CE LOW to Low Z ^[9, 12] | 5 | | 5 | | 5 | | ns |
| t _{HZCE} | CE HIGH to High Z ^[9, 12, 13] | | 20 | | 20 | | 25 | ns |
| t _{PU} | CE LOW to Power-Up ^[9] | 0 | | 0 | | 0 | | ns |
| t _{PD} | CE HIGH to Power-Down ^[9] | | 35 | | 35 | | 35 | ns |



Switching Characteristics Over the Operating Range^[5, 10] (continued)

| | | 7C13 | 32-35 36-35 42-35 46-35 | 7C132-45 7C136-45 7C142-45 7C146-45 | | 7C1: 7C1 | 32-55 36-55 42-55 46-55 | |
|-------------------|-------------------------------------------------|------|----------------------------------|----------------------------------------------|------------|-------------|----------------------------------|----|
| WRITE C | YCLE ^[14] | | | | | | | I. |
| t _{WC} | Write Cycle Time | 35 | | 45 | | 55 | | ns |
| t _{SCE} | CE LOW to Write End | 30 | | 35 | | 40 | | ns |
| t _{AW} | Address Set-Up to Write End | 30 | | 35 | | 40 | | ns |
| t _{HA} | Address Hold from Write End | 2 | | 2 | | 2 | | ns |
| t _{SA} | Address Set-Up to Write Start | 0 | | 0 | | 0 | | ns |
| t _{PWE} | R/W Pulse Width | 25 | | 30 | | 30 | | ns |
| t _{SD} | Data Set-Up to Write End | 15 | | 20 | | 20 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | 0 | | ns |
| t _{HZWE} | R/\overline{W} LOW to High $Z^{[9]}$ | | 20 | | 20 | | 25 | ns |
| t _{LZWE} | R/\overline{W} HIGH to Low $Z^{[9]}$ | 0 | | 0 | | 0 | | ns |
| BUSY/IN | TERRUPT TIMING | | 1 | | | | • | · |
| t _{BLA} | BUSY LOW from Address Match | | 20 | | 25 | | 30 | ns |
| t _{BHA} | BUSY HIGH from Address Mismatch ^[15] | | 20 | | 25 | | 30 | ns |
| t _{BLC} | BUSY LOW from CE LOW | | 20 | | 25 | | 30 | ns |
| t _{BHC} | BUSY HIGH from CE HIGH ^[15] | | 20 | | 25 | | 30 | ns |
| t _{PS} | Port Set Up for Priority | 5 | | 5 | | 5 | | ns |
| t _{WB} | R/W LOW after BUSY LOW ^[16] | 0 | | 0 | | 0 | | ns |
| t _{WH} | R/W HIGH after BUSY HIGH | 30 | | 35 | | 35 | | ns |
| t _{BDD} | BUSY HIGH to Valid Data | | 35 | | 45 | | 45 | ns |
| t _{DDD} | Write Data Valid to Read Data Valid | | Note 17 | | Note 17 | | Note 17 | ns |
| t _{WDD} | Write Pulse to Data Delay | | Note 17 | | Note 17 | | Note 17 | ns |
| INTERRU | IPT TIMING ^[18] | | • | | • | - | • | |
| t _{WINS} | R/W to INTERRUPT Set Time | | 25 | | 35 | | 45 | ns |
| t _{EINS} | CE to INTERRUPT Set Time | | 25 | | 35 | | 45 | ns |
| t _{INS} | Address to INTERRUPT Set Time | | 25 | | 35 | | 45 | ns |
| t _{OINR} | OE to INTERRUPT Reset Time ^[15] | | 25 | | 35 | | 45 | ns |
| t _{EINR} | CE to INTERRUPT Reset Time ^[15] | | 25 | | 35 | | 45 | ns |
| t _{INR} | Address to INTERRUPT Reset Time ^[15] | | 25 | | 35 | | 45 | ns |

- Notes:

 10. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified loL/loH, and 30-pF load capacitance.


 11. AC test conditions use VoH = 1.6V and VoL = 1.4V.

 12. At any given temperature and voltage condition for any given device, that is less than that is les Port B's address toggled.
 CE for Port B is toggled.
 RW for Port B is toggled during valid read.
 18. 52-pin PLCC and PQFP versions only.




Switching Waveforms


Read Cycle No. 1 (Either Port-Address Access)^[19, 20]



Read Cycle No. 2 (Either Port-CE/OE)[19, 21]



Read Cycle No. 3 (Read with BUSY Master: CY7C132 and CY7C136)




- R/W is HIGH for read cycle.
 Device is continuously selected, \(\overline{CE} = V_{|L}\) and \(\overline{OE} = V_{|L}\).
 Address valid prior to or coincident with \(\overline{CE}\) transition LOW.




Switching Waveforms (continued)

Write Cycle No.1 (OE Three-States Data I/Os—Either Port)[14, 22]



Write Cycle No. 2 (R/W Three-States Data I/Os—Either Port)[14, 23]




- 22. If \overline{OE} is LOW during a R/ \overline{W} controlled write cycle, the write pulse width must be the larger of t_{PWE} or $t_{HZWE} + t_{SD}$ to allow the data I/O pins to enter high impedance and for data If the $\overline{\text{CE}}$ LOW transition occurs simultaneously with or after the $R\overline{W}$ LOW transition, the outputs remain in a high-impedance state.




Switching Waveforms (continued)

Busy Timing Diagram No. 1 (CE Arbitration)


 $\overline{\text{CE}}_{\text{L}}$ Valid First:




$\overline{\text{CE}}_{R}$ Valid First:



Busy Timing Diagram No. 2 (Address Arbitration)




Right Address Valid First:






Switching Waveforms (continued)

Busy Timing Diagram No. 3 (Write with BUSY, Slave: CY7C142/CY7C146)




Interrupt Timing Diagrams^[18]

Left Side Sets $\overline{\text{INT}}_{R}$:




Right Side Clears INT_R:






Interrupt Timing Diagrams^[18] (continued)

Right Side Sets INT_L:





Right Side Clears INT_L:








Typical DC and AC Characteristics

























Ordering Information

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|---------------|---------------|-----------------|-------------------------------------|--------------------|
| 30 | CY7C132-30PC | P25 | 48-Lead (600-Mil) Molded DIP | Commercial |
| | CY7C132-30PI | P25 | 48-Lead (600-Mil) Molded DIP | Industrial |
| 35 | CY7C132-35PC | P25 | 48-Lead (600-Mil) Molded DIP | Commercial |
| | CY7C132-35PI | P25 | 48-Lead (600-Mil) Molded DIP | Industrial |
| | CY7C132-35DMB | D26 | 48-Lead (600-Mil) Sidebraze DIP | Military |
| 45 | CY7C132-45PC | P25 | 48-Lead (600-Mil) Molded DIP | Commercial |
| | CY7C132-45PI | P25 | 48-Lead (600-Mil) Molded DIP | Industrial |
| | CY7C132-45DMB | D26 | 48-Lead (600-Mil) Sidebraze DIP | Military |
| 55 | CY7C132-55PC | P25 | 48-Lead (600-Mil) Molded DIP | Commercial |
| | CY7C132-55PI | P25 | 48-Lead (600-Mil) Molded DIP | Industrial |
| | CY7C132-55DMB | D26 | 48-Lead (600-Mil) Sidebraze DIP | Military |
| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
| 15 | CY7C136-15JC | J69 | 52-Lead Plastic Leaded Chip Carrier | Commercial |
| | CY7C136-15NC | N52 | 52-Pin Plastic Quad Flatpack | |
| 25 | CY7C136-25JC | J69 | 52-Lead Plastic Leaded Chip Carrier | Commercial |
| | CY7C136-25NC | N52 | 52-Pin Plastic Quad Flatpack | |
| 30 | CY7C136-30JC | J69 | 52-Lead Plastic Leaded Chip Carrier | Commercial |
| | CY7C136-30NC | N52 | 52-Pin Plastic Quad Flatpack | |
| | CY7C136-30JI | J69 | 52-Lead Plastic Leaded Chip Carrier | Industrial |
| 35 | CY7C136-35JC | J69 | 52-Lead Plastic Leaded Chip Carrier | Commercial |
| | CY7C136-35NC | N52 | 52-Pin Plastic Quad Flatpack | |
| | CY7C136-35JI | J69 | 52-Lead Plastic Leaded Chip Carrier | Industrial |
| | CY7C136-35LMB | L69 | 52-Square Leadless Chip Carrier | Military |
| 45 | CY7C136-45JC | J69 | 52-Lead Plastic Leaded Chip Carrier | Commercial |
| | CY7C136-45NC | N52 | 52-Pin Plastic Quad Flatpack | |
| | CY7C136-45JI | J69 | 52-Lead Plastic Leaded Chip Carrier | Industrial |
| | CY7C136-45LMB | L69 | 52-Square Leadless Chip Carrier | Military |
| 55 | CY7C136-55JC | J69 | 52-Lead Plastic Leaded Chip Carrier | Commercial |
| | CY7C136-55NC | N52 | 52-Pin Plastic Quad Flatpack | |
| | CY7C136-55JI | J69 | 52-Lead Plastic Leaded Chip Carrier | Industrial |
| | CY7C136-55LMB | L69 | 52-Square Leadless Chip Carrier | Military |

Shaded area contains preliminary information.



Ordering Information (continued)

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|---------------|---------------|-----------------|-------------------------------------|--------------------|
| 30 | CY7C142-30PC | P25 | 48-Lead (600-Mil) Molded DIP | Commercial |
| | CY7C142-30PI | P25 | 48-Lead (600-Mil) Molded DIP | Industrial |
| 35 | CY7C142-35PC | P25 | 48-Lead (600-Mil) Molded DIP | Commercial |
| | CY7C142-35PI | P25 | 48-Lead (600-Mil) Molded DIP | Industrial |
| | CY7C142-35DMB | D26 | 48-Lead (600-Mil) Sidebraze DIP | Military |
| 45 | CY7C142-45PC | P25 | 48-Lead (600-Mil) Molded DIP | Commercial |
| | CY7C142-45PI | P25 | 48-Lead (600-Mil) Molded DIP | Industrial |
| | CY7C142-45DMB | D26 | 48-Lead (600-Mil) Sidebraze DIP | Military |
| 55 | CY7C142-55PC | P25 | 48-Lead (600-Mil) Molded DIP | Commercial |
| | CY7C142-55PI | P25 | 48-Lead (600-Mil) Molded DIP | Industrial |
| | CY7C142-55DMB | D26 | 48-Lead (600-Mil) Sidebraze DIP | Military |
| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
| 15 | CY7C136-15JC | J69 | 52-Lead Plastic Leaded Chip Carrier | Commercial |
| | CY7C136-15NC | N52 | 52-Pin Plastic Quad Flatpack | |
| 25 | CY7C146-25JC | J69 | 52-Lead Plastic Leaded Chip Carrier | Commercial |
| | CY7C146-25NC | N52 | 52-Pin Plastic Quad Flatpack | |
| 30 | CY7C146-30JC | J69 | 52-Lead Plastic Leaded Chip Carrier | Commercial |
| | CY7C146-30NC | N52 | 52-Pin Plastic Quad Flatpack | |
| | CY7C146-30JI | J69 | 52-Lead Plastic Leaded Chip Carrier | Industrial |
| 35 | CY7C146-35JC | J69 | 52-Lead Plastic Leaded Chip Carrier | Commercial |
| | CY7C146-35NC | N52 | 52-Pin Plastic Quad Flatpack | |
| | CY7C146-35JI | J69 | 52-Lead Plastic Leaded Chip Carrier | Industrial |
| | CY7C146-35LMB | L69 | 52-Square Leadless Chip Carrier | Military |
| 45 | CY7C146-45JC | J69 | 52-Lead Plastic Leaded Chip Carrier | Commercial |
| | CY7C146-45NC | N52 | 52-Pin Plastic Quad Flatpack | |
| | CY7C146-45JI | J69 | 52-Lead Plastic Leaded Chip Carrier | Industrial |
| | CY7C146-45LMB | L69 | 52-Square Leadless Chip Carrier | Military |
| 55 | CY7C146-55JC | J69 | 52-Lead Plastic Leaded Chip Carrier | Commercial |
| | CY7C146-55NC | N52 | 52-Pin Plastic Quad Flatpack | |
| | CY7C146-55JI | J69 | 52-Lead Plastic Leaded Chip Carrier | Industrial |
| | CY7C146-55LMB | L69 | 52-Square Leadless Chip Carrier | Military |

Shaded area contains preliminary information.



MILITARY SPECIFICATIONS

Group A Subgroup Testing

DC Characteristics

| Parameter | Subgroups |
|----------------------|-----------|
| V _{OH} | 1, 2, 3 |
| V _{OL} | 1, 2, 3 |
| V _{IH} | 1, 2, 3 |
| V _{IL} Max. | 1, 2, 3 |
| I _{IX} | 1, 2, 3 |
| I _{OZ} | 1, 2, 3 |
| I _{CC} | 1, 2, 3 |
| I _{SB1} | 1, 2, 3 |
| I _{SB2} | 1, 2, 3 |
| I _{SB3} | 1, 2, 3 |
| I _{SB4} | 1, 2, 3 |

Switching Characteristics

| Parameter | Subgroups |
|---------------------------------|-----------------|
| READ CYCLE | |
| t _{RC} | 7, 8, 9, 10, 11 |
| t _{AA} | 7, 8, 9, 10, 11 |
| t _{ACE} | 7, 8, 9, 10, 11 |
| t _{DOE} | 7, 8, 9, 10, 11 |
| WRITE CYCLE | |
| t _{WC} | 7, 8, 9, 10, 11 |
| t _{SCE} | 7, 8, 9, 10, 11 |
| t _{AW} | 7, 8, 9, 10, 11 |
| t _{HA} | 7, 8, 9, 10, 11 |
| t _{SA} | 7, 8, 9, 10, 11 |
| t _{PWE} | 7, 8, 9, 10, 11 |
| t _{SD} | 7, 8, 9, 10, 11 |
| t _{HD} | 7, 8, 9, 10, 11 |
| BUSY/INTERRUPT TIMING | |
| t _{BLA} | 7, 8, 9, 10, 11 |
| t _{BHA} | 7, 8, 9, 10, 11 |
| t _{BLC} | 7, 8, 9, 10, 11 |
| t _{BHC} | 7, 8, 9, 10, 11 |
| t _{PS} | 7, 8, 9, 10, 11 |
| t _{WINS} | 7, 8, 9, 10, 11 |
| t _{EINS} | 7, 8, 9, 10, 11 |
| t _{INS} | 7, 8, 9, 10, 11 |
| t _{OINR} | 7, 8, 9, 10, 11 |
| t _{EINR} | 7, 8, 9, 10, 11 |
| t _{INR} | 7, 8, 9, 10, 11 |
| BUSY TIMING | |
| t _{WB} ^[24] | 7, 8, 9, 10, 11 |
| t _{WH} | 7, 8, 9, 10, 11 |
| t _{BDD} | 7, 8, 9, 10, 11 |


Note: 24. CY7C142/CY7C146 only.

Document #: 38-00061-L




Package Diagrams

48-Lead (600-Mil) Sidebraze DIP D26




52-Lead Plastic Leaded Chip Carrier J69






Package Diagrams (continued)


52-Square Leadless Chip Carrier L69



52-Lead Plastic Quad Flatpack N52




DIMENSIONS ARE IN MILLIMETERS LEAD COPLANARITY 0.102 MAX.





Package Diagrams (continued)

48-Lead (600-Mil) Molded DIP P25



[©] Cypress Semiconductor Corporation, 1997. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.