

**Document Title**  
4Gbit (512Mx8bit / 256Mx16bit) NAND Flash Memory

**Revision History**

Revision No.	History	Draft Date	Remark												
0.0	Initial Draft.	May. 13. 2005	Preliminary												
0.1	1) Add Errata <table border="1" data-bbox="386 688 941 810"> <thead> <tr> <th></th> <th>tWH</th> <th>tWP</th> <th>tWC</th> </tr> </thead> <tbody> <tr> <td>Specification</td> <td>15</td> <td>25</td> <td>50</td> </tr> <tr> <td>Relaxed value</td> <td>20</td> <td>35</td> <td>60</td> </tr> </tbody> </table>		tWH	tWP	tWC	Specification	15	25	50	Relaxed value	20	35	60	May. 23. 2005	Preliminary
	tWH	tWP	tWC												
Specification	15	25	50												
Relaxed value	20	35	60												
0.2	1) Correct the Valid Blocks Number. <table border="1" data-bbox="386 873 740 995"> <thead> <tr> <th></th> <th>Valid Blocks (max)</th> </tr> </thead> <tbody> <tr> <td>Before</td> <td>4,098</td> </tr> <tr> <td>After</td> <td>4,096</td> </tr> </tbody> </table>		Valid Blocks (max)	Before	4,098	After	4,096	Jun. 13. 2005	Preliminary						
	Valid Blocks (max)														
Before	4,098														
After	4,096														
0.3	1) Add tRSBY (Table 11) - tRSBY (Dummy Busy Time for Cache Read) - tRSBY is 5us (typ.) 2) Edit Figure 18, 19 3) Correct Extended Read Status Register Commands (Table. 19)	JUn. 14. 2005	Preliminary												
0.4	1) Add ULGA Package. - Figures & texts are added. 2) Correct the test Conditions (DC Characteristics table) <table border="1" data-bbox="386 1306 711 1428"> <thead> <tr> <th></th> <th>Test Conditions (ILI, ILO)</th> </tr> </thead> <tbody> <tr> <td>Before</td> <td>VIN=VOUT=0 to 3.6V</td> </tr> <tr> <td>After</td> <td>VIN=VOUT=0 to Vcc (max)</td> </tr> </tbody> </table> 3) Change AC Conditions table 4) Add tWW parameter ( tWW = 100ns, min) - Texts & Figures are added. - tWW is added in AC timing characteristics table. 5) Edit System Interface Using $\overline{CE}$ don't care Figures. 6) Correct Address Cycle Map.		Test Conditions (ILI, ILO)	Before	VIN=VOUT=0 to 3.6V	After	VIN=VOUT=0 to Vcc (max)	Sep. 02. 2005	Preliminary						
	Test Conditions (ILI, ILO)														
Before	VIN=VOUT=0 to 3.6V														
After	VIN=VOUT=0 to Vcc (max)														

Revision History

-Continued-

Revision No.	History	Draft Date	Remark																																																				
0.4	<p>7) Correct PKG dimension (TSOP PKG)</p> <table border="1"> <tr> <td></td> <td>CP</td> </tr> <tr> <td>Before</td> <td>0.050</td> </tr> <tr> <td>After</td> <td>0.100</td> </tr> </table> <p>8) Delete the 1.8V device's features. 9) Change DC Characteristics (Table 8)</p> <p>- Operating Current</p> <table border="1"> <tr> <td></td> <td colspan="2">Icc1</td> <td colspan="2">Icc2</td> <td colspan="2">Icc3</td> </tr> <tr> <td></td> <td>Typ</td> <td>Max</td> <td>Typ</td> <td>Max</td> <td>Typ</td> <td>Max</td> </tr> <tr> <td>Before</td> <td>20</td> <td>40</td> <td>20</td> <td>40</td> <td>20</td> <td>40</td> </tr> <tr> <td>After</td> <td>25</td> <td>45</td> <td>25</td> <td>45</td> <td>25</td> <td>45</td> </tr> </table> <p>10) Change AC Characteristics</p> <p>- Errata is deleted.</p> <table border="1"> <tr> <td></td> <td>tWC</td> <td>tWP</td> <td>tWH</td> </tr> <tr> <td>Before</td> <td>60ns</td> <td>35ns</td> <td>20ns</td> </tr> <tr> <td>After</td> <td>50ns</td> <td>25ns</td> <td>15ns</td> </tr> </table> <p>- tR is changed.</p> <table border="1"> <tr> <td></td> <td>tR</td> </tr> <tr> <td>Before</td> <td>25us</td> </tr> <tr> <td>After</td> <td>30us</td> </tr> </table>		CP	Before	0.050	After	0.100		Icc1		Icc2		Icc3			Typ	Max	Typ	Max	Typ	Max	Before	20	40	20	40	20	40	After	25	45	25	45	25	45		tWC	tWP	tWH	Before	60ns	35ns	20ns	After	50ns	25ns	15ns		tR	Before	25us	After	30us	Sep. 16. 2005	Preliminary
	CP																																																						
Before	0.050																																																						
After	0.100																																																						
	Icc1		Icc2		Icc3																																																		
	Typ	Max	Typ	Max	Typ	Max																																																	
Before	20	40	20	40	20	40																																																	
After	25	45	25	45	25	45																																																	
	tWC	tWP	tWH																																																				
Before	60ns	35ns	20ns																																																				
After	50ns	25ns	15ns																																																				
	tR																																																						
Before	25us																																																						
After	30us																																																						
0.5	1) Delete Concurrent Operation.	Oct. 05. 2005	Preliminary																																																				
0.6	<p>1) Change DC Characteristics (Table 8)</p> <table border="1"> <tr> <td></td> <td colspan="2">Icc1</td> <td colspan="2">Icc2</td> <td colspan="2">Icc3</td> </tr> <tr> <td></td> <td>Typ</td> <td>Max</td> <td>Typ</td> <td>Max</td> <td>Typ</td> <td>Max</td> </tr> <tr> <td>Before</td> <td>25</td> <td>45</td> <td>25</td> <td>45</td> <td>25</td> <td>45</td> </tr> <tr> <td>After</td> <td>20</td> <td>40</td> <td>20</td> <td>40</td> <td>20</td> <td>40</td> </tr> </table> <p>2) Delete Preliminary.</p>		Icc1		Icc2		Icc3			Typ	Max	Typ	Max	Typ	Max	Before	25	45	25	45	25	45	After	20	40	20	40	20	40	Dec. 09. 2005																									
	Icc1		Icc2		Icc3																																																		
	Typ	Max	Typ	Max	Typ	Max																																																	
Before	25	45	25	45	25	45																																																	
After	20	40	20	40	20	40																																																	

Revision History

-Continued-

Revision No.	History	Draft Date	Remark						
0.7	1) Correct tCS parameter in Autosleep <table border="1" data-bbox="386 474 641 606"> <thead> <tr> <th></th> <th>tCS</th> </tr> </thead> <tbody> <tr> <td>Before</td> <td>100ns (Min.)</td> </tr> <tr> <td>After</td> <td>40ns (Min.)</td> </tr> </tbody> </table>		tCS	Before	100ns (Min.)	After	40ns (Min.)	Feb. 14. 2006	
	tCS								
Before	100ns (Min.)								
After	40ns (Min.)								



## FEATURES SUMMARY

### HIGH DENSITY NAND FLASH MEMORIES

- Cost effective solutions for mass storage applications

### NAND INTERFACE

- x8 bus width.
- Multiplexed Address/ Data
- Pinout compatibility for all densities

### SUPPLY VOLTAGE

- 3.3V device: VCC
- = 2.7 to 3.6V : HY27UG(08/16)4G(2/D)M

### Memory Cell Array

- = (2K + 64) Bytes x 64 Pages x 4,096 Blocks
- = (1K + 32) Words x 64 Pages x 4,096 Blocks

### PAGE SIZE

- x8 device : (2K + 64 spare) Bytes  
: HY27UG084G(2/D)M
- x16 device : (1K + 32 spare) Words  
: HY27UG164G2M

### BLOCK SIZE

- x8 device: (128K + 4K spare) Bytes
- x16 device: (64K + 2K spare) Words

### PAGE READ / PROGRAM

- Random access: 30us (max.)
- Sequential access: 50ns (min.)
- Page program time: 200us (typ.)

### COPY BACK PROGRAM MODE

- Fast page copy without external buffering

### CACHE PROGRAM MODE

- Internal Cache Register to improve the program throughput

### FAST BLOCK ERASE

- Block erase time: 2ms (Typ.)

### STATUS REGISTER

### ELECTRONIC SIGNATURE

- Manufacturer Code
- Device Code

### CHIP ENABLE DON'T CARE OPTION

- Simple interface with microcontroller

### AUTOMATIC PAGE 0 READ AT POWER-UP OPTION

- Boot from NAND support
- Automatic Memory Download

### SERIAL NUMBER OPTION

### HARDWARE DATA PROTECTION

- Program/Erase locked during Power transitions

### DATA INTEGRITY

- 100,000 Program/Erase cycles
- 10 years Data Retention

### PACKAGE

- HY27UG(08/16)4G2M-T(P)
  - : 48-Pin TSOP1 (12 x 20 x 1.2 mm)
  - HY27UG(08/16)4G2M-T (Lead)
  - HY27UG(08/16)4G2M-TP (Lead Free)
- HY27UG(08/16)4GDM-UP
  - : 52-ULGA (12 x 17 x 0.65 mm)
  - HY27UG(08/16)4GDM-UP (Lead Free)

## 1. SUMMARY DESCRIPTION

The HYNIX HY27UG(08/16)4G(2/D)M series is a 512Mx8bit with spare 16Mx8 bit capacity. The device is offered in 3.3V Vcc Power Supply.

Its NAND cell provides the most cost-effective solution for the solid state mass storage market.

The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old data is erased.

The device contains 4096 blocks, composed by 64 pages consisting in two NAND structures of 32 series connected Flash cells.

A program operation allows to write the 2112-byte page in typical 200us and an erase operation can be performed in typical 2ms on a 128K-byte(X8 device) block.

Data in the page mode can be read out at 50ns cycle time per byte. The I/O pins serve as the ports for address and data input/output as well as command input. This interface allows a reduced pin count and easy migration towards different densities, without any rearrangement of footprint.

Commands, Data and Addresses are synchronously introduced using  $\overline{CE}$ ,  $\overline{WE}$ , ALE and CLE input pin.

The on-chip Program/Erase Controller automates all program and erase functions including pulse repetition, where required, and internal verification and margining of data.

The modifying can be locked using the  $\overline{WP}$  input pin.

The output pin R/B (open drain buffer) signals the status of the device during each operation. In a system with multiple memories the R/B pins can be connected all together to provide a global status signal.

Even the write-intensive systems can take advantage of the HY27UG(08/16)4G(2/D)M extended reliability of 100K program/erase cycles by providing ECC (Error Correcting Code) with real time mapping-out algorithm.

Optionally the chip could be offered with the  $\overline{CE}$  don't care function. This option allows the direct download of the code from the NAND Flash memory device by a microcontroller, since the  $\overline{CE}$  transitions do not stop the read operation.

The copy back function allows the optimization of defective blocks management: when a page program operation fails the data can be directly programmed in another page inside the same array section without the time consuming serial data insertion phase.

The cache program feature allows the data insertion in the cache register while the data register is copied into the flash array. This pipelined program operation improves the program throughput when long files are written inside the memory.

A cache read feature is also implemented. This feature allows to dramatically improve the read throughput when consecutive pages have to be streamed out.

This device includes also extra features like OTP/Unique ID area, Block Lock mechanism, Automatic Read at Power Up, Read ID2 extension.

The HYNIX HY27UG(08/16)4G(2/D)M series is available in 48 - TSOP1 12 x 20 mm, 52-ULGA 12 x 17 mm.

### 1.1 Product List

PART NUMBER	ORIZATION	VCC RANGE	PACKAGE
HY27UG084G(2/D)M	x8	2.7 - 3.6 Volt	48TSOP1/52-ULGA
HY27UG164G2M	x16	2.7 - 3.6 Volt	48TSOP1




Figure1: Logic Diagram

IO8 - IO15	Data Input / Outputs (x16 only)
IO7 - IO0	Data Input / Outputs
CLE	Command latch enable
ALE	Address latch enable
$\overline{CE}$	Chip Enable
$\overline{RE}$	Read Enable
$\overline{WE}$	Write Enable
$\overline{WP}$	Write Protect
R/ $\overline{B}$	Ready / Busy
Vcc	Power Supply
Vss	Ground
NC	No Connection
PRE	Power-On Read Enable, Lock Unlock

Table 1: Signal Names




Figure 2. 48TSOP1 Contactions, x8 and x16 Device





## 1.2 PIN DESCRIPTION

Pin Name	Description
IO0-IO7	<b>DATA INPUTS/OUTPUTS</b> The IO pins allow to input command, address and data and to output data during read / program operations. The inputs are latched on the rising edge of Write Enable ( $\overline{WE}$ ). The I/O buffer float to High-Z when the device is deselected or the outputs are disabled.
CLE	<b>COMMAND LATCH ENABLE</b> This input activates the latching of the IO inputs inside the Command Register on the Rising edge of Write Enable ( $\overline{WE}$ ).
ALE	<b>ADDRESS LATCH ENABLE</b> This input activates the latching of the IO inputs inside the Address Register on the Rising edge of Write Enable ( $\overline{WE}$ ).
$\overline{CE}$	<b>CHIP ENABLE</b> This input controls the selection of the device. When the device is busy $\overline{CE}$ low does not deselect the memory.
$\overline{WE}$	<b>WRITE ENABLE</b> This input acts as clock to latch Command, Address and Data. The IO inputs are latched on the rise edge of $\overline{WE}$ .
$\overline{RE}$	<b>READ ENABLE</b> The $\overline{RE}$ input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid tREA after the falling edge of $\overline{RE}$ which also increments the internal column address counter by one.
$\overline{WP}$	<b>WRITE PROTECT</b> The WP pin, when Low, provides an Hardware protection against undesired modify (program / erase) operations.
R/ $\overline{B}$	<b>READY BUSY</b> The Ready/Busy output is an Open Drain pin that signals the state of the memory.
VCC	<b>SUPPLY VOLTAGE</b> The VCC supplies the power for all the operations (Read, Write, Erase).
VSS	GROUND
NC	NO CONNECTION
PRE	To Enable and disable the Lock mechanism and Power On Auto Read. When PRE is a logic high, Block Lock mode and Power-On Auto-Read mode are enabled, and when PRE is a logic low, Block Lock mode and Power-On Auto-Read mode are disabled. Power-On Auto-Read mode is available only on 3.3V device. <b>Not using LOCK MECHANISM &amp; POWER-ON AUTO-READ, connect it Vss or leave it NC</b>

**Table 2: Pin Description**

**NOTE:**

1. A 0.1uF capacitor should be connected between the VCC Supply Voltage pin and the VSS Ground pin to decouple the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required during program and erase operations.



**HY27UG(08/16)4G(2/D)M Series  
4Gbit (512Mx8bit / 256Mx16bit) NAND Flash**

	IO0	IO1	IO2	IO3	IO4	IO5	IO6	IO7
<b>1st Cycle</b>	A0	A1	A2	A3	A4	A5	A6	A7
<b>2nd Cycle</b>	A8	A9	A10	A11	L <sup>(1)</sup>	L <sup>(1)</sup>	L <sup>(1)</sup>	L <sup>(1)</sup>
<b>3rd Cycle</b>	A12	A13	A14	A15	A16	A17	A18	A19
<b>4th Cycle</b>	A20	A21	A22	A23	A24	A25	A26	A27
<b>5th Cycle</b>	A28	A29	L <sup>(1)</sup>	L <sup>(1)</sup>	L <sup>(1)</sup>	L <sup>(1)</sup>	L <sup>(1)</sup>	L <sup>(1)</sup>

**Table 3: Address Cycle Map(x8)**

**NOTE:**

1. L must be set to Low.

	IO0	IO1	IO2	IO3	IO4	IO5	IO6	IO7
<b>1st Cycle</b>	A0	A1	A2	A3	A4	A5	A6	A7
<b>2nd Cycle</b>	A8	A9	A10	A11	L <sup>(1)</sup>	L <sup>(1)</sup>	L <sup>(1)</sup>	L <sup>(1)</sup>
<b>3rd Cycle</b>	A12	A13	A14	A15	A16	A17	A18	A19
<b>4th Cycle</b>	A20	A21	A22	A23	A24	A25	A26	A27
<b>5th Cycle</b>	A28	L <sup>(1)</sup>	L <sup>(1)</sup>	L <sup>(1)</sup>	L <sup>(1)</sup>	L <sup>(1)</sup>	L <sup>(1)</sup>	L <sup>(1)</sup>

**Table 3: Address Cycle Map(x16)**

**NOTE:**

1. L must be set to Low

FUNCTION	1st CYCLE	2nd CYCLE	3rd CYCLE	Acceptable command during busy
READ 1	00h	30h	-	
READ FOR COPY-BACK	00h	35h	-	
READ ID	90h	-	-	
RESET	FFh	-	-	Yes
PAGE PROGRAM (start)	80h	10h	-	
COPY BACK PGM (start)	85h	10h	-	
CACHE PROGRAM	80h	15h	-	
BLOCK ERASE	60h	D0h	-	
READ STATUS REGISTER	70h	-	-	Yes
RANDOM DATA INPUT	85h	-	-	
RANDOM DATA OUTPUT	05h	E0h	-	
CACHE READ START	00h	31h	-	
CACHE READ EXIT	34h	-	-	
LOCK BLOCK	2Ah	-	-	
LOCK TIGHT	2Ch	-	-	
UNLOCK (start area)	23h	-	-	
UNLOCK (end area)	24h	-	-	
READ LOCK STATUS	7Ah	-	-	

**Table 4: Command Set**



CLE	ALE	$\overline{\text{CE}}$	$\overline{\text{WE}}$	$\overline{\text{RE}}$	$\overline{\text{WP}}$	MODE	
H	L	L	Rising	H	X	Read Mode	Command Input
L	H	L	Rising	H	X		Address Input(5 cycles)
H	L	L	Rising	H	H	Write Mode	Command Input
L	H	L	Rising	H	H		Address Input(5 cycles)
L	L	L	Rising	H	H	Data Input	
L	L	L <sup>(1)</sup>	H	Falling	X	Sequential Read and Data Output	
L	L	L	H	H	X	During Read (Busy)	
X	X	X	X	X	H	During Program (Busy)	
X	X	X	X	X	H	During Erase (Busy)	
X	X	X	X	X	L	Write Protect	
X	X	H	X	X	0V/Vcc	Stand By	

**Table 5: Mode Selection**

**NOTE:**

1. With the  $\overline{\text{CE}}$  don't care option  $\overline{\text{CE}}$  high during latency time does not stop the read operation

## 2. BUS OPERATION

There are six standard bus operations that control the device. These are Command Input, Address Input, Data Input, Data Output, Write Protect, and Standby.

Typically glitches less than 5 ns on Chip Enable, Write Enable and Read Enable are ignored by the memory and do not affect bus operations.

### 2.1 Command Input.

Command Input bus operation is used to give a command to the memory device. Command are accepted with Chip Enable low, Command Latch Enable High, Address Latch Enable low and Read Enable High and latched on the rising edge of Write Enable. Moreover for commands that starts a modifying operation (write/erase) the Write Protect pin must be high. See figure 5 and table 12 for details of the timings requirements. Command codes are always applied on IO7:0, disregarding the bus configuration (X8/x16).

### 2.2 Address Input.

Address Input bus operation allows the insertion of the memory address. To insert the 29 addresses needed to access the 4Gbit 5 clock cycles are needed. Addresses are accepted with Chip Enable low, Address Latch Enable High, Command Latch Enable low and Read Enable high and latched on the rising edge of Write Enable. Moreover for commands that starts a modify operation (write/erase) the Write Protect pin must be high. See figure 6 and table 12 for details of the timings requirements. Addresses are always applied on IO7:0, disregarding the bus configuration (X8/16).

### 2.3 Data Input.

Data Input bus operation allows to feed to the device the data to be programmed. The data insertion is serially and timed by the Write Enable cycles. Data are accepted only with Chip Enable low, Address Latch Enable low, Command Latch Enable low, Read Enable High, and Write Protect High and latched on the rising edge of Write Enable. See figure 7 and table 12 for details of the timings requirements.

### 2.4 Data Output.

Data Output bus operation allows to read data from the memory array and to check the status register content, the lock status and the ID data. Data can be serially shifted out toggling the Read Enable pin with Chip Enable low, Write Enable High, Address Latch Enable low, and Command Latch Enable low. See figures 8,10,11 and table 12 for details of the timings requirements.

### 2.5 Write Protect.

Hardware Write Protection is activated when the Write Protect pin is low. In this condition modify operation do not start and the content of the memory is not altered. Write Protect pin is not latched by Write Enable to ensure the protection even during the power up.

### 2.6 Standby.

In Standby mode the device is deselected, outputs are disabled and Power Consumption is reduced.

### 3. DEVICE OPERATION

#### 3.1 Page Read.

Upon initial device power up, the device defaults to Read mode. This operation is also initiated by writing 00h and 30h to the command register along with five address cycles. In two consecutive read operations, the second one doesn't need 00h command, which five address cycles and 30h command initiates that operation. Two types of operations are available : random read, serial page read. The random read mode is enabled when the page address is changed. The 2112 bytes (X8 device) or 1056 words (x16 device) of data within the selected page are transferred to the data registers in less than 30us(tR). The system controller may detect the completion of this data transfer (tR) by analyzing the output of R/B pin. Once the data in a page is loaded into the data registers, they may be read out in 50ns cycle time by sequentially pulsing  $\overline{RE}$ . The repetitive high to low transitions of the  $\overline{RE}$  clock make the device output the data starting from the selected column address up to the last column address.

The device may output random data in a page instead of the consecutive sequential data by writing random data output command.

The column address of next data, which is going to be out, may be changed to the address which follows random data output command.

Random data output can be operated multiple times regardless of how many times it is done in a page.

#### 3.2 Page Program.

The device is programmed basically by page, but it does allow multiple partial page programming of a word or consecutive bytes up to 2112 bytes (X8 device) or 1056 words (X16 device), in a single page program cycle. The number of consecutive partial page programming operation within the same page without an intervening erase operation must not exceed 4 times for main array (X8 device: 1time/512byte, X16 device: 1time/256words) and 4 times for spare array (X8 device: 1time/16byte, X16 device: 1time/256words).

**The addressing should be done in sequential order in a block** <sup>1</sup>. A page program cycle consists of a serial data loading period in which up to 2112bytes (X8 device) or 1056words (X16 device)of data may be loaded into the data register, followed by a non-volatile programming period where the loaded data is programmed into the appropriate cell.

The serial data loading period begins by inputting the Serial Data Input command (80h), followed by the five cycle address inputs and then serial data. The words other than those to be programmed do not need to be loaded. The device supports random data input in a page. The column address of next data, which will be entered, may be changed to the address which follows random data input command (85h). Random data input may be operated multiple times regardless of how many times it is done in a page.

The Page Program confirm command (10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write state controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the system controller for other tasks. Once the program process starts, the Read Status Register command may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the R/B output, or the Status bit (I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the Page Program is complete, the Write Status Bit (I/O 0) may be checked. The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register. Figure 13 details the sequence.

### 3.3 Block Erase.

The Erase operation is done on a block basis. Block address loading is accomplished in two cycles initiated by an Erase Setup command (60h). Only address A18 to A29 (X8) or A17 to A28 (X16) is valid while A12 to A17 (X8) or A12 to A16 (X16) is ignored. The Erase Confirm command (D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of  $\overline{WE}$  after the erase confirm command input, the internal write controller handles erase and erase-verify.

Once the erase process starts, the Read Status Register command may be entered to read the status register. The system controller can detect the completion of an erase by monitoring the  $R/\overline{B}$  output, or the Status bit (I/O 6) of the Status Register. Only the Read Status command and Reset command are valid while erasing is in progress. When the erase operation is completed, the Write Status Bit (I/O 0) may be checked.

Figure 17 details the sequence.

### 3.4 Copy-Back Program.

The copy-back program is configured to quickly and efficiently rewrite data stored in one page without utilizing an external memory. Since the time-consuming cycles of serial access and re-loading cycles are removed, the system performance is improved. The benefit is especially obvious when a portion of a block is updated and the rest of the block also need to be copied to the newly assigned free block. The operation for performing a copy-back program is a sequential execution of page-read without serial access and copying-program with the address of destination page. A read operation with "35h" command and the address of the source page moves the whole 2112byte (X8 device) or 1056words (X16 device) data into the internal data buffer. As soon as the device returns to Ready state, Copy Back command (85h) with the address cycles of destination page may be written. The Program Confirm command (10h) is required to actually begin the programming operation. Data input cycle for modifying a portion or multiple distant portions of the source page is allowed as shown in Figure 16.

**"When there is a program-failure at Copy-Back operation, error is reported by pass/fail status. But, if Copy-Back operations are accumulated over time, bit error due to charge loss is not checked by external error detection/correction scheme. For this reason, two bit error correction is recommended for the use of Copy-Back operation."**

Figure 15 shows the command sequence for the copy-back operation.

### 3.5 Read Status Register.

The device contains a Status Register which may be read to find out whether read, program or erase operation is completed, and whether the program or erase operation is completed successfully. After writing 70h command to the command register, a read cycle outputs the content of the Status Register to the I/O pins on the falling edge of  $\overline{CE}$  or  $\overline{RE}$ , whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when  $R/\overline{B}$  pins are common-wired.  $\overline{RE}$  or  $\overline{CE}$  does not need to be toggled for updated status. Refer to table 13 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, the read command (00h) should be given before starting read cycles. See figure 9 for details of the Read Status operation.

### 3.6 Read ID.

The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of 00h. Four read cycles sequentially output the manufacturer code (ADh), and the device code and 00h(don't care), 4th cycle ID, respectively. The command register remains in Read ID mode until further commands are issued to it. Figure 18 shows the operation sequence, while table 14, 15, 16 explain the byte meaning.

### 3.7 Reset.

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and the Status Register is cleared to value E0h when  $\overline{WP}$  is high. Refer to table 13 for device status after reset operation. If the device is already in reset state a new reset command will not be accepted by the command register. The  $\overline{R/B}$  pin transitions to low for tRST after the Reset command is written. Refer to figure 28.

### 3.8 Cache Program.

Cache Program is an extension of Page Program, which is executed with 2112byte (X8 device) or 1056words (X16) data registers, and is available only within a block. Since the device has 1 page of cache memory, serial data input may be executed while data stored in data register are programmed into memory cell. After writing the first set of data up to 2112byte (X8 device) or 1056words (X16) into the selected cache registers, Cache Program command (15h) instead of actual Page Program (10h) is input to make cache registers free and to start internal program operation. To transfer data from cache registers to data registers, the device remains in Busy state for a short period of time (tCBSY) and has its cache registers ready for the next data-input while the internal programming gets started with the data loaded into data registers. Read Status command (70h) may be issued to find out when cache registers become ready by polling the Cache-Busy status bit (I/O 6). Pass/fail status of only the previous page is available upon the return to Ready state. When the next set of data is input with the Cache Program command, tCBSY is affected by the progress of pending internal programming. The programming of the cache registers is initiated only when the pending program cycle is finished and the data registers are available for the transfer of data from cache registers. The status bit (I/O5) for internal Ready/Busy may be polled to identify the completion of internal programming.

If the system monitors the progress of programming only with  $\overline{R/B}$ , the last page of the target programming sequence must be programmed with actual Page Program command (10h). If the Cache Program command (15h) is used instead, status bit (I/O5) must be polled to find out when the last programming is actually finished before starting other operations such as read. Pass/fail status is available in two steps. I/O 1 returns with the status of the previous page upon Ready or I/O6 status bit changing to "1", and later I/O 0 with the status of current page upon true Ready (returning from internal programming) or I/O 5 status bit changing to "1". I/O 1 may be read together when I/O 0 is checked. See figure 16 for more details.

**NOTE :** Since programming the last page does not employ caching, the program time has to be that of Page Program.

However, if the previous program cycle with the cache data has not finished, the actual program cycle of the last page is initiated only after completion of the previous cycle, which can be expressed as the following formula.

$$tPROG = \text{Program time for the last page} + \text{Program time for the ( last - 1 )th page} - (\text{Program command cycle time} + \text{Last page data loading time})$$

### 3.9 Cache Read

Cache read operation allows automatic download of consecutive pages, up to the whole device. Immediately after 1st latency end, while user can start reading out data, device internally starts reading following page.

Start address of 1st page is at page start (A<10:0>=00h), after 1st latency time ( $t_r$ ), automatic data download will be uninterrupted. In fact latency time is 30us, while download of a page require at least 120us for x8 device (60us for X16 device).

Cache read operation command is like standard read, except for confirm code (30h for standard read, 31h for cache read) user can check operation status using :

- $R/\bar{B}$  ( '0' means latency ongoing, download not possible, '1' means download of n page possible, even if device internally is active on n+1 page
- Status register (SR<6> behave like  $R/\bar{B}$ , SR<5> is '0' when device is internally reading and '1' when device is idle)

To exit cache read operation a cache read exit command (34h) must be issued. this command can be given any time (both device idle and reading).

If device is active (SR<5>=0) it will go idle within 5us, while if it is not active, device itself will go busy for a time shorter than  $t_{RBSY}$  before becoming again idle and ready to accept any further commands.

If user arrives reading last byte/word of the memory array, then has to stop by giving a cache read exit command.

Random data output is not available in cache read.

Cache read operation must be done only block by block if system needs to avoid reading also from invalid blocks.



## 4. OTHER FEATURES

### 4.1 Data Protection & Power On/Off Sequence.

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever  $V_{cc}$  is below about 2V(3.3V device).  $\overline{WP}$  pin provides hardware protection and is recommended to be kept at VIL during power-up and power-down. A recovery time of minimum 10 $\mu$ s is required before internal circuit gets ready for any command sequences as shown in Figure 29. The two-step command sequence for program/erase provides additional software protection.

### 4.2 Ready/Busy.

The device has a Ready/Busy output that provides method of indicating the completion of a page program, erase, copy-back, cache program and random read completion. The  $R/\overline{B}$  pin is normally high and goes to low when the device is busy (after a reset, read, program, erase operation). It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more  $R/\overline{B}$  outputs to be Or-tied. Because pull-up resistor value is related to  $t_r(R/\overline{B})$  and current drain during busy ( $I_{busy}$ ), an appropriate value can be obtained with the following reference chart (Fig 30). Its value can be determined by the following guidance.

### 4.3 Lock Block Feature

**In high state of PRE pin, Block lock mode and Power on Auto read are enabled, otherwise it is regarded as NAND Flash without PRE pin.**

Block Lock mode is enabled while PRE pin state is high, which is to offer protection features for NAND Flash data. The Block Lock mode is divided into Unlock, Lock, Lock-tight operation. Consecutive blocks protects data allows those blocks to be locked or lock-tighten with no latency. This block lock scheme offers two levels of protection. The first allows software control (command input method) of block locking that is useful for frequently changed data blocks, while the second requires hardware control ( $\overline{WP}$  low pulse input method) before locking can be changed that is useful for protecting infrequently changed code blocks. The followings summarized the locking functionality.

- All blocks are in a locked state on power-up. Unlock sequence can unlock the locked blocks.
- The Lock-tight command locks blocks and prevents from being unlocked. Lock-tight state can be returned to lock state only by Hardware control( $\overline{WP}$  low pulse input).

#### 1. Block lock operation

##### 1) Lock

- Command Sequence: Lock block Command (2Ah). See Fig. 23.
- All blocks default to locked by power-up and Hardware control ( $\overline{WP}$  low pulse input)
- Partial block lock is not available; Lock block operation is based on all block unit
- Unlocked blocks can be locked by using the Lock block command, and a lock block's status can be changed to unlock or lock-tight using the appropriate commands
- On the program or erase operation in Locked or Lock-tighten block, Busy state holds 1~10 $\mu$ s( $t_{LBSY}$ )

## 2) Unlock

- Command Sequence: Unlock block Command (23h) + Start block address + Command (24h) + End block address. See Fig. 24.
- Unlocked blocks can be programmed or erased.
- An unlocked block's status can be changed to the locked or lock-tighten state using the appropriate sequence of commands.
- Only one consecutive area can be released to unlock state from lock state; Unlocking multi area is not available.
- Start block address must be nearer to the logical LSB (Least Significant Bit) than End block address.
- One block is selected for unlocking block when Start block address is same as End block address.

## 3) Lock-tight

- Command Sequence: Lock-tight block Command (2Ch). See Fig. 25.
- Lock-tighten blocks offer the user an additional level of write protection beyond that of a regular lock block. A block that is lock-tighten can't have its state changed by software control, only by hardware control ( $\overline{WP}$  low pulse input); Unlocking multi area is not available
- Only locked blocks can be lock-tighten by lock-tight command.
- On the program or erase operation in Locked or Lock-tighten block, Busy state holds 1~10us(tLBSY)

## 2. Block lock Status Read

Block Lock Status can be read on a block basis to find out whether designated block is available to be programmed or erased. After writing 7Ah command to the command register and block address to be checked, a read cycle outputs the content of the Block Lock Status Register to the I/O pins on the falling edge of  $\overline{CE}$  or  $\overline{RE}$ , whichever occurs last.  $\overline{RE}$  or  $\overline{CE}$  does not need to be toggled for updated status. Block Lock Status Read is prohibited while the device is busy state.

Refer to table 17 for specific Status Register definitions. The command register remains in Block Lock Status Read mode until further commands are issued to it.

**In high state of PRE pin, write protection status can be checked by Block Lock Status Read (7Ah) while in low state by Status Read (70h).**

## 4.4 Power-On Auto-Read (Auto-Cache read)

The device is designed to offer automatic reading of the first page without command and address input sequence during power-on.

This feature is available in 2 possible configurations.

- Auto-Read : automatic download of page 0 block 0
- Auto-Cache read : automatic download starting from page 0 block 0. This cache read operation allows download of any portion of memory, without any latency time.

An internal voltage detector enables auto-page read functions when Vcc reaches about 1.8V. PRE pin does NOT control activation of auto- page read function. Auto-page read function is enabled only when PRE pin is logic high state. Serial access may be done after power-on without latency. Power-On Auto Read mode is available only on 3.3V device.

Alternatively the device can support an automatic cache read download, with all same functionalities stated just above for auto-read.

Parameter	Symbol	Min	Typ	Max	Unit
Valid Block Number	NVB	4016		4096	Blocks

**Table 6: Valid Blocks Number**

Symbol	Parameter	Value	Unit
		3.3V	
TA	Ambient Operating Temperature (Commercial Temperature Range)	0 to 70	°C
	Ambient Operating Temperature (Extended Temperature Range)	-25 to 85	°C
	Ambient Operating Temperature (Industrial Temperature Range)	-40 to 85	°C
TBIAS	Temperature Under Bias	-50 to 125	°C
TSTG	Storage Temperature	-65 to 150	°C
V <sub>IO</sub> (2)	Input or Output Voltage	-0.6 to 4.6	V
V <sub>CC</sub>	Supply Voltage	-0.6 to 4.6	V

**Table 7: Absolute maximum ratings**

**NOTE:**

1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.
2. Minimum Voltage may undershoot to -2V during transition and for less than 20ns during transitions.




Figure 4: Block Diagram

Parameter	Symbol	Test Conditions	3.3Volt			Unit
			Min	Typ	Max	
Operating Current	Sequential Read	$I_{CC1}$ $t_{RC}=50ns$ $\overline{CE}=V_{IL}, I_{OUT}=0mA$	-	20	40	mA
	Program	$I_{CC2}$ -	-	20	40	mA
	Erase	$I_{CC3}$ -	-	20	40	mA
Stand-by Current (TTL)	$I_{CC4}$	$\overline{CE}=V_{IH}$ $PRE=WP=0V/V_{CC}$	-		1	mA
Stand-by Current (CMOS)	$I_{CC5}$	$\overline{CE}=V_{CC}-0.2$ $PRE=WP=0V/V_{CC}$	-	20	100	uA
Input Leakage Current	$I_{LI}$	$V_{IN}=0$ to $V_{CC}$ (max)	-	-	$\pm 20$	uA
Output Leakage Current	$I_{LO}$	$V_{OUT}=0$ to $V_{CC}$ (max)	-	-	$\pm 20$	uA
Input High Voltage	$V_{IH}$	-	$0.8 \times V_{CC}$	-	$V_{CC}+0.3$	V
Input Low Voltage	$V_{IL}$	-	-0.3	-	$0.2 \times V_{CC}$	V
Output High Voltage Level	$V_{OH}$	$I_{OH}=-400uA$	2.4	-	-	V
Output Low Voltage Level	$V_{OL}$	$I_{OL}=2.1mA$	-	-	0.4	V
Output Low Current (R/B)	$I_{OL}$ (R/B)	$V_{OL}=0.4V$	8	10	-	mA

**Table 8: DC and Operating Characteristics**

Parameter	Value
	3.3Volt
Input Pulse Levels	0V to $V_{CC}$
Input Rise and Fall Times	5ns
Input and Output Timing Levels	$V_{CC}/2$
Output Load (2.7V - 3.3V)	1 TTL GATE and $CL=50pF$
Output Load (3.0V - 3.6V)	1 TTL GATE and $CL=100pF$

**Table 9: AC Conditions**

Item	Symbol	Test Condition	Min	Max	Unit
Input / Output Capacitance	C <sub>I/O</sub>	V <sub>IL</sub> =0V	-	20	pF
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	20	pF

**Table 10: Pin Capacitance (TA=25℃, F=1.0MHz)**

Parameter	Symbol	Min	Typ	Max	Unit
Program Time	t <sub>PROG</sub>	-	200	700	us
Dummy Busy Time for Cache Program	t <sub>CBSY</sub>	-	3	700	us
Dummy Busy Time for Cache Read	t <sub>RBSY</sub>	-	5	-	us
Dummy Busy Time for the Lock or Lock-tight Block	t <sub>LBSY</sub>	-	5	10	us
Number of partial Program Cycles in the same page	Main Array	NOP	-	4	Cycles
	Spare Array	NOP	-	4	Cycles
Block Erase Time	t <sub>BERS</sub>	-	2	3	ms

**Table 11: Program / Erase / Read Characteristics**



Parameter	Symbol	3.3Volt		Unit
		Min	Max	
CLE Setup time	tCLS	0		ns
CLE Hold time	tCLH	10		ns
$\overline{CE}$ setup time	tCS	0 <sup>(5)</sup>		ns
$\overline{CE}$ hold time	tCH	10		ns
$\overline{WE}$ pulse width	tWP	25 <sup>(3)</sup>		ns
ALE setup time	tALS	5		ns
ALE hold time	tALH	10		ns
Data setup time	tDS	20		ns
Data hold time	tDH	10		ns
Write Cycle time	tWC	50		ns
$\overline{WE}$ High hold time	tWH	15		ns
ALE to Data Loading Time	tADL <sup>(2)</sup>	100		ns
Data Transfer from Cell to register	tR		30	us
ALE to $\overline{RE}$ Delay	tAR	10		ns
CLE to $\overline{RE}$ Delay	tCLR	10		ns
Ready to $\overline{RE}$ Low	tRR	20		ns
$\overline{RE}$ Pulse Width	tRP	25		ns
$\overline{WE}$ High to Busy	tWB		100	ns
Read Cycle Time	tRC	50		ns
$\overline{RE}$ Access Time	tREA		30	ns
$\overline{RE}$ High to Output High Z	tRHZ		30	ns
$\overline{CE}$ High to Output High Z	tCHZ		20	ns
$\overline{RE}$ or $\overline{CE}$ High to Output Hold	tOH	10		ns
$\overline{RE}$ High Hold Time	tREH	15		ns
Output High Z to $\overline{RE}$ low	tIR	0		ns
$\overline{CE}$ Access Time	tCEA		45	ns
$\overline{WE}$ High to $\overline{RE}$ low	tWHR	60		ns
Device Resetting Time (Read / Program / Erase)	tRST		5/10/500 <sup>(1)</sup>	us
Write Protection time	tWW <sup>(4)</sup>	100		ns

**Table 12: AC Timing Characteristics**

**NOTE:**

1. If Reset Command (FFh) is written at Ready state, the device goes into Busy for maximum 5us
2. tADL is the time from the  $\overline{WE}$  rising edge of final address cycle  $\overline{WE}$  rising edge of first data cycle.
3. If tCS is less than 10ns tWP must be minimum 35ns, otherwise, tWP may be minimum 25ns.
4. Program / Erase Enable Operation :  $\overline{WP}$  high to  $\overline{WE}$  High.  
Program / Erase Disable Operation :  $\overline{WP}$  Low to  $\overline{WE}$  High.
5. tCS = min. 40ns after Autosleep

IO	Page Program	Block Erase	Cache Program	Read	Cache Read	CODING
0	Pass / Fail	Pass / Fail	Pass / Fail (N)	NA		Pass: '0' Fail: '1'
1	NA	NA	Pass / Fail (N-1)	NA		Pass: '0' Fail: '1' (Only for Cache Program, else Don't care)
2	NA	NA	NA	NA		-
3	NA	NA	NA	NA		-
4	NA	NA	NA	NA		-
5	Ready/Busy	Ready/Busy	P/E/R Controller Bit	Ready/Busy	P/E/R Controller Bit	Active: '0' Idle: '1'
6	Ready/Busy	Ready/Busy	Cache Register Free	Ready/Busy	Ready/Busy	Busy: '0' Ready: '1'
7	Write Protect	Write Protect	Write Protect	Write Protect		Protected: '0' Not Protected: '1'

**Table 13: Status Register Coding**

DEVICE IDENTIFIER BYTE	DESCRIPTION
1st	Manufacturer Code
2nd	Device Identifier
3rd	Don't care
4th	Page Size, Block Size, Spare Size, Organization

**Table 14: Device Identifier Coding**



	Description	I07	I06	I05-4	I03	I02	I01-0
Page Size (Without Spare Area)	1K						0 0
	2K						0 1
	Reserved						1 0
	Reserved						1 1
Spare Area Size (Byte / 512Byte)	8					0	
	16					1	
Serial Access Time	50ns / 30ns	0			0		
	25ns	1			0		
	Reserved	0			1		
	reserved	1			1		
Block Size (Without Spare Area)	64K			0 0			
	128K			0 1			
	256K			1 0			
	Reserved			1 1			
Organization	X8		0				
	X16		1				

**Table 15: 4th Byte of Device Identifier Description**

Part Number	Voltage	Bus Width	Manufacture Code	Device Code	3rd code	4th code
HY27UG084G2M	3.3V	x8	ADh	DCh	don't care	15h
HY27UG084GDM	3.3V	x8	ADh	DAh	don't care	15h
HY27UG164G2M	3.3V	x16	ADh	CCh	don't care	55h

**Table 16: Read ID Data Table**

	I/O7~I/O3	I/O2(Unlock)	I/O1(Lock)	I/O0(Lock-tight)
Read 1) block case	X	0	1	0
Read 2) block case	X	1	1	0
Read 3) block case	X	0	0	1
Read 4) block case	X	1	0	1




Table 17: Lock Status Code




Figure 5: Command Latch Cycle




Figure 6: Address Latch Cycle





Figure 7. Input Data Latch Cycle



NOTES : Transition is measured  $\pm 200\text{mV}$  from steady state voltage with load.  
This parameter is sampled and not 100% tested.

Figure 8: Sequential Out Cycle after Read ( $\text{CLE}=\text{L}$ ,  $\text{WE}=\text{H}$ ,  $\text{ALE}=\text{L}$ )




Figure 9: Status Read Cycle




Figure 10: Read1 Operation (Read One Page)




Figure 11: Read1 Operation intercepted by  $\overline{CE}$





Figure 12 : Random Data output




Notes: tADL is the time from the  $\overline{WE}$  rising edge of final address cycle to the  $\overline{WE}$  rising edge of first data cycle.

Figure 13: Page Program Operation







**Notes:**  $t_{ADL}$  is the time from the  $\overline{WE}$  rising edge of final address cycle to the  $\overline{WE}$  rising edge of first data cycle.

Figure 15 : Copy Back Program




Figure 16 : Cache Program




Figure 17: Block Erase Operation (Erase One Block)




Figure 18: Read ID Operation




Figure 19: start address at page start :after 1st latency uninterrupted data flow






Figure 20: exit from cache read in 5us when device internally is reading

**System Interface Using  $\overline{\text{CE}}$  don't care**

To simplify system interface,  $\overline{\text{CE}}$  may be deasserted during data loading or sequential data-reading as shown below. So, it is possible to connect NAND Flash to a microprocessor. The only function that was removed from standard NAND Flash to make  $\overline{\text{CE}}$  don't care read operation was disabling of the automatic sequential read function.



**Figure 21: Program Operation with  $\overline{\text{CE}}$  don't-care.**



**Figure 22: Read Operation with  $\overline{\text{CE}}$  don't-care.**




Figure 23: Lock Command




Figure 24: Unlock Command Sequence






Figure 25: Lock Tight Command




Figure 26: Lock Status Read Timing




Figure 27: Automatic Read at Power On




Figure 28: Reset Operation




Figure 29: Power On/Off Timing

$V_{TH} = 2.5$  Volt for 3.3 Volt Supply devices





Fig. Rp vs tr, tf & Rp vs ibusy

@ Vcc = 3.3V, Ta = 25°C, CL=100pF



Rp value guidance

$$R_p(\min) = \frac{V_{CC}(\text{Max.}) - V_{OL}(\text{Max.})}{I_{OL} + \sum I_L} = \frac{3.2V}{8mA + \sum I_L}$$

where IL is the sum of the input currents of all devices tied to the R/B pin.

Rp(max) is determined by maximum permissible limit of tr

Figure 30: Ready/Busy Pin electrical specifications






Figure 31: Lock/Unlock FSM Flow Cart




Figure 32: page programming within a block



**Bad Block Management**

Devices with Bad Blocks have the same quality level and the same AC and DC characteristics as devices where all the blocks are valid. A Bad Block does not affect the performance of valid blocks because it is isolated from the bit line and common source line by a select transistor. The devices are supplied with all the locations inside valid blocks erased(FFh). The Bad Block Information is written prior to shipping. Any block where the 1st Byte in the spare area of the 1st or 2nd page(if the 1st page is Bad) does not contain FFh is a Bad Block. The Bad Block Information must be read before any erase is attempted as the Bad Block Information may be erased. For the system to be able to recognize the Bad Blocks based on the original information it is recommended to create a Bad Block table following the flowchart shown in Figure 33. The 1st block, which is placed on 00h block address is guaranteed to be a valid block.

**Bad Replacement**

Over the lifetime of the device additional Bad Blocks may develop. In this case the block has to be replaced by copying the data to a valid block. These additional Bad Blocks can be identified as attempts to program or erase them will give errors in the Status Register.

As the failure of a page program operation does not affect the data in other pages in the same block, the block can be replaced by re-programming the current data and copying the rest of the replaced block to an available valid block.


The Copy Back Program command can be used to copy the data to a valid block.

*See the "Copy Back Program" section for more details.*

Refer to Table 18 for the recommended procedure to follow if an error occurs during an operation.

Operation	Recommended Procedure
Erase	Block Replacement
Program	Block Replacement or ECC
Read	ECC

**Table 18: Block Failure**



**Figure 33: Bad Block Management Flowchart**



### Write Protect Operation

The Erase and Program Operations are automatically reset when  $\overline{WP}$  goes Low ( $t_{WW} = 100\text{ns, min}$ ). The operations are enabled and disabled as follows (Figure 34–37)




Figure 34: Enable Programming




Figure 35: Disable Programming




Figure 36: Enable Erasing




Figure 37: Disable Erasing



## **5. APPENDIX : Extra Features**

### **5.1 Automatic Page0 Read after Power Up**

The timing diagram related to this operation is shown in Fig. 27

Due to this functionality the CPU can directly download the boot loader from the first page of the NAND flash, storing it inside the internal cache and starting the execution after the download completed.

### **5.2 Addressing for program operation**

Within a block, the pages must be programmed consecutively from LSB (least significant bit) page of the block to MSB (most significant bit) page of the block. Random address programming is prohibited. See Fig. 32.

### **5.3 Stacked Devices Access**

A small logic inside the devices allows the possibility to stack up to 2 devices in a single package without changing the pinout of the memory. To do this the internal address register can store up to 29 addresses(512Mbyte addressing field) and basing on the 2 MSB pattern each device inside the package can decide if remain active (1 over 4 ) or "hang up" the connection entering the Stand-By.




Figure 38. 48-pin TSOP1, 12 x 20mm, Package Outline

Symbol	millimeters		
	Min	Typ	Max
A			1.200
A1	0.050		0.150
A2	0.980		1.030
B	0.170		0.250
C	0.100		0.200
CP			0.100
D	11.910	12.000	12.120
E	19.900	20.000	20.100
E1	18.300	18.400	18.500
e		0.500	
L	0.500		0.680
alpha	0		5

Table 19: 48-pin TSOP1 , 12 x 20mm, Package Mechanical Data





Figure 39. 52-ULGA, 12 x 17mm, Package Outline  
(Top view through package)

Symbol	millimeters		
	Min	Typ	Max
A	16.90	17.00	17.10
A1		13.00	
A2		12.00	
B	11.90	12.00	12.10
B1		10.00	
B2		6.00	
C		1.00	
C1		1.50	
C2		2.00	
D		1.00	
D1		1.00	
E	0.55	0.60	0.65
CP1	0.65	0.70	0.75
CP2	0.95	1.00	1.05

Table 20: 52-ULGA, 12 x 17mm, Package Mechanical Data

MARKING INFORMATION - TSOP1 / ULGA

Package	Marking Example
<p>TSOP1 / ULGA</p>	

- <b>hynix</b>	: Hynix Symbol
- <b>KOR</b>	: Origin Country
- <b>HY27xGxx4G2M xxxx</b>	: Part Number
<b>HY</b> : HYNIX	
<b>27</b> : NAND Flash	
<b>x</b> : Power Supply	: U(2.7V~3.6V)
<b>G</b> : Classification	: Single Level Cell+ Quadruple Die+ Large Block
<b>xx</b> : Bit Organization	: 08(x8), 16(x16)
<b>4G</b> : Density	: 4Gbit
<b>x</b> : Mode	: 2(1nCE & 1R/nB; Sequential Row Read Disable) : D(Dual interface; Sequential Row Read Disable)
<b>M</b> : Version	: 1st Generation
<b>x</b> : Package Type	: T(48-TSOP1), U(52-ULGA)
<b>x</b> : Package Material	: Blank(Normal), P(Lead Free)
<b>x</b> : Operating Temperature	: C(0℃ ~ 70℃), E(-25℃ ~ 85℃) M(-30℃ ~ 85℃), I(-40℃ ~ 85℃)
<b>x</b> : Bad Block	: B(Included Bad Block), S(1~5 Bad Block), P(All Good Block)
- <b>Y</b> : Year (ex: 5=year 2005, 06= year 2006)	
- <b>ww</b> : Work Week (ex: 12= work week 12)	
- <b>xx</b> : Process Code	
<b>Note</b>	
- <b>Capital Letter</b>	: Fixed Item
- <b>Small Letter</b>	: Non-fixed Item


## Application Note

### 1. Power-on/off Sequence

After power is on, the device starts an internal circuit initialization when the power supply voltage reaches a specific level. The device shows its internal initialization status with the Ready/Busy signal if initialization is on progress. While the device is initializing, the device sets internal registers to default value and generates internal biases to operate circuits. Typically the initializing time of 20us is required.

Power-off or power failure before write/erase operation is complete will cause a loss of data. The  $\overline{WP}$  signal helps user to protect not only the data integrity but also device circuitry from being damaged at power-on/off by keeping  $\overline{WP}$  at VIL during power-on/off.

For the device to operate stably, it is highly recommended to operate the device as shown Fig.40.




**Figure 40: Power-on/off sequence**

**2. Automatic sleep mode for low power consumption**

The device provides the automatic sleep function for low power consumption.

The device enters the automatic sleep mode by keeping  $\overline{CE}$  at  $V_{IH}$  level for 10us without any additional command input, and exits simply by lowering  $\overline{CE}$  to  $V_{IL}$  level.

Typically, consecutive operation is executable right after deactivating the automatic sleep mode, while  $t_{CS}$  of 40ns is required prior to following operation as shown in Fig.41.



**Figure 41:  $t_{CS}$  setting when deactivation the auto sleep mode**