## Am27S23／Am27S23A <br> 2，048－Bit（256x8）Bipolar PROM

## DISTINCTIVE CHARACTERISTICS

－High Spoed
－Highly reliable，ultra－fast programming Platinum－Silicide fuses

High programming yield

Low－current PNP inputs
－High－current open－collector and three－state outputs
－Fast chip select

## GENERAL DESCRIPTION

The Am27S23（256－words by 8－bits）is a Schottky TTL Programmable Read－Only Memory（PROM）．

This device has three－state outputs，compatible with low－power Schottky bus standards capable of satisfying
the requirements of a variety of microprogrammable controls，mapping functions，code conversion，or logic replacement．Easy word depth expansion is facilitated by active LOW（ $\overline{\mathrm{G}}_{1}, \overline{\mathrm{G}}_{2}$ ）output enables．

## FUNCTIONAL BLOCK DIAGRAM



15912A－001A

## PRODUCT SELECTOR GUIDE

| Three－State <br> Part Number | Am27S23A |  | Am27523 |  |
| :--- | :---: | :---: | :---: | :---: |
| Address Access Time | 30 ns | 40 ns | 45 ns | 50 ns |
| Operating Range | C | M | C | M |

## CONNECTION DIAGRAMS

Top View



15912A-003A

Note: Pin 1 is marked for orientation.
*Also available in a 20 -pin Flatpack. Pinout identical to DIPs.
**Also available in a 20 -pin PLCC. Pinout identical to LCC
LOGIC SYMBOL


## ORDERING INFORMATION

## Standard Products

AMD products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

Device Number
Speed Option (If applicable)
Package Type
Temperature Range
Optional Processing


| Valid Comblnations |  |
| :--- | :--- |
| AM27S23 | PC, PCB, DC, DCB, |
| AM27S23A | LC, LCB, JC, JCB |

## Valid Combinatlons

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## ORDERING INFORMATION

## APL Products

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:

Device Number
Speed Option (If applicable)
Device Class
Package Type
Lead Finish


Valld Comblnations
AM27S23 $\quad$ /BRA, /BSA, /B2A
AM27S23A
DEVICE NUMBER/DESCRIPTION
$256 \times 8$ Bipolar PROMS
Am27S23 $=$ Three State

LEAD FINISH
A = Hot Solder Dip

PACKAGE TYPE
R = 20-Pin Ceramic DIP (CD 020)
$S=20-$ Pin Ceramic Flatpack (CF 020)
$2=20-$ Pin Ceramic Leadless Chip Carrier (CL 020)
device class
/B = Class B

SPEED OPTION
$A=40 \mathrm{~ns}$
Blank $=50 \mathrm{~ns}$

## Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

Note: Marked with AMD logo.
Group A Tests
Group A Tests consist of Subgroups:

$$
1,2,3,7,8,9,10,11 .
$$

Military Burn-In
Military burn-in is in accordance with the current revision of MIL-STD-883, Test Methods 1015, Conditions A through E. Test conditions are selected at AMD's option.

## PIN DESCRIPTION

## $A_{0}-A_{7}$ <br> Address (Inputs)

The 9 -bit field presented at the address inputs selects one of 256 memory locations to be read from.

## $Q_{0}-Q_{7}$ <br> Data Output Port

The outputs whose state represents the data read from the selected memory locations.

## $\overline{\mathbf{G}}_{1}, \overline{\mathbf{G}}_{\mathbf{2}}$ <br> Output Enables (Input)

Provides direct control of the Q-output buffers. Outputs disabled forces all three-state outputs to a floating or high-impedance state.

```
Enable = 侣
Disable =G
```


## Vcc

## Device Power Supply Pin

The most positive of the logic power supply pins.
GND
Device Power Supply Pin
The most negative of the logic power supply pins.

ABSOLUTE MAXIMUM RATINGS
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature
with Power Applied
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage with
Respect to Ground
DC Voltage Applied to Outputs
(Except During Programming)
DC Voltage Applied to Outputs During Programming
Output Current into Outputs During
Programming (Max. Duration of 1 sec ) 250 mA
DC Input Vottage $\quad-0.5 \mathrm{~V}$ to +5.5 V
DC Input Current -30 mA to +5 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES
Commercial (C) Devices
Ambient Temperature $\left(T_{A}\right) \quad 0$ to $+75^{\circ} \mathrm{C}$
Supply Voltage (Vcc) $\quad+4.75 \mathrm{~V}$ to +5.25 V

## Milltary (M) Devices*

Case Temperature ( Tc )
-55 to $+125^{\circ} \mathrm{C}$
Supply Voltage (Vcc) +4.5 V to +5.5 V
Operating ranges define those limits between which the functionality of the device is guaranteed.
*Military product $100 \%$ tested at $\mathrm{TC}=+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$, and $-55^{\circ} \mathrm{C}$

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

| Parameter Symbol | Parameter Description | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voh (Note 1) | Output HIGH Voltage | $\begin{aligned} & V_{C C}=M_{\text {ini. }}, I_{O H}=-2.0 \mathrm{~mA} \\ & V_{I N}=V_{I H} \text { or } V_{I L} \end{aligned}$ |  | 2.4 |  |  | V |
| Va | Output LOW Voltage | $\begin{aligned} & V_{\mathrm{CC}}=\mathrm{Min}_{1,} \mathrm{IOH}_{\mathrm{C}}=16 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } V_{\mathrm{IL}} \end{aligned}$ |  |  |  | 0.50 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Level | Guaranteed input Logical HIGH voltage for all outputs (Note 2) |  | 2.0 |  |  | V |
| VIL | Input LOW Level | Guaranteed input logical LOW voltage for all inputs (Note 2) |  |  |  | 0.8 | V |
| IIL | Input LOW Current | $\mathrm{V}_{\text {cc }}=$ Max., $\mathrm{V}_{\text {IN }}=0.45 \mathrm{~V}$ |  |  |  | -0.250 | mA |
| 1.1 | Input HIGH Current | $\mathrm{Vcc}=$ Max., $\mathrm{VIN}_{\text {I }}=2.7 \mathrm{~V}$ |  |  |  | 25 | $\mu \mathrm{A}$ |
| $\begin{gathered} \text { Isc } \\ \text { (Note 1) } \end{gathered}$ | Output Short-Circuit Current | $\begin{aligned} & \text { Vcc = Max., Vout }=0.0 \mathrm{~V} \\ & \text { (Note 3) } \end{aligned}$ |  | -20 |  | -90 | mA |
| lcc | Power Supply Current | All inputs = GND, $\mathrm{V}_{\text {cc }}=$ Max. |  |  |  | 160 | mA |
| $V_{1}$ | Input Clamp Voltage | $\mathrm{Vcc}=$ Min., $\mathrm{lin}=-18 \mathrm{~mA}$ |  |  |  | -1.2 | V |
| Icex | Output Leakage Current | $V \mathrm{Vcc}=\mathrm{Max}$ $\mathrm{V} \overline{\mathrm{G}}_{1}=2.4 \mathrm{~V}$ (Note 1) | $\begin{array}{\|l\|} \hline V_{O}=V_{c C} \\ V_{\text {OUT }}=0.4 \mathrm{~V} \end{array}$ |  |  | 40 -40 | $\mu \mathrm{A}$ |
| CIN | Input Capacitance | $\begin{aligned} & \mathrm{V} \mathbb{N}=2.0 \mathrm{~V} @ f=1 \mathrm{MHz} \\ & \text { (Note 4) } \mathrm{VCC}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  |  | 4 |  | pF |
| Cout | Output Capacitance | $\begin{aligned} & \text { Vout }=2.0 \mathrm{~V} @ \mathrm{f}=1 \mathrm{MHz} \\ & \text { (Note 4) } \mathrm{VcC}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | 8 |  |  |

## Notes:

1. This applies to three-state devices only.
2. $\mathrm{V}_{\text {IL }}$ and $\mathrm{V}_{\mathrm{IH}}$ are input conditions of output tests and are not themselves directly tested. $\mathrm{V}_{\text {IL }}$ and $\mathrm{V}_{\text {IH }}$ are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
3. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
4. These parameters are not $100 \%$ tested, but are periodically evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted*)

| No. | Parameter Symbol | Parameter Description | "A" Version |  |  |  | Standard Version |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | COM'L |  | MIL |  | COM'L |  | MIL |  |  |
|  |  |  | MIn. | Max. | Min. | Max. | Min. | Max. | Mln. | Max. |  |
| 1 | TAVQV | Address Valid to Output Valid Access Time |  | 30 |  | 40 |  | 45 |  | 50 | ns |
| 2 | TGVQZ | Delay from Output Enable Valid to Output Hi-Z |  | 25 |  | 30 |  | 25 |  | 30 | ns |
| 3 | TGVQV | Delay from Output Enable Valid to Output Valid |  | 25 |  | 30 |  | 25 |  | 30 | ns |

See also Switching Test Circuits.
-Subgroups 7 and 8 apply to functional tests.

## Notes:

1. Tests are performed with input transition time of 5 ns or les's, timing reference levels of 1.5 V , and input pulse levels of 0 to 3.0 V using test load in Figure A .
2. TGVQZ is measured at steady state HIGH output voltage -0.5 V and steady state LOW output voltage +0.5 V output levels using the test load in Figure B.

## SWITCHING TEST CIRCUITS



15912A-005A
A. Output Load for all A-C Tests Except TGVQZ


15912A-006A
B. Output Load for TGVQZ

## Notes:

1. All device test loads should be located within $2^{n}$ of device output pin.
2. $\mathrm{S}_{1}$ is open for Output Data High to $\mathrm{Hi}-\mathrm{Z}$ and $\mathrm{Hi}-\mathrm{Z}$ to Output Data High tests. $\mathrm{S}_{1}$ is closed for all other AC tests.
3. Load capacitance includes all stray and fixture capacitance.

## KEY TO SWITCHING WAVEFORMS

| WAVEFORM | INPUTS | OUTPUTS |
| :---: | :---: | :---: |
|  | Must be Steady | Will be Steady |
|  | May Change from H to L | Will be Changing from H to L |
|  | May Change from L to H | Will be Changing from L to H |
|  | Don't Care, Any Change Permitted | Changing, State Unknown |
|  | Does Not Apply | Center <br> Line is HighImpedance "Off" State |

KS000010


