FLASH MEMORY

CMOS

4M (512K \times 8/256K \times 16) BIT

MBM29F400TC-55/-70/-90/MBM29F400BC-55/-70/-90

■ FEATURES

• Single 5.0 V read, write, and erase

Minimizes system level power requirements

Compatible with JEDEC-standard commands

Uses same software commands as E2PROMs

• Compatible with JEDEC-standard world-wide pinouts

48-pin TSOP (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type) 44-pin SOP (Package suffix: PF)

- Minimum 100,000 write/erase cycles
- High performance

55 ns maximum access time

Sector erase architecture

One 16K byte, two 8K bytes, one 32K byte, and seven 64K bytes.

Any combination of sectors can be concurrently erased. Also supports full chip erase.

• Boot Code Sector Architecture

T = Top sector

B = Bottom sector

Embedded Erase[™] Algorithms

Automatically pre-programs and erases the chip or any sector

Embedded Program[™] Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

- Low Vcc write inhibit ≤ 3.2 V
- Erase Suspend/Resume

Suspends the erase operation to allow a read in another sector within the same device

• Hardware RESET pin

Resets internal state machine to the read mode


Sector protection

Hardware method disables any combination of sectors from write or erase operations

• Temporary sector unprotection

Temporary sector unprotection via the $\overline{\mathsf{RESET}}$ pin.

■ PACKAGE



■ GENERAL DESCRIPTION

The MBM29F400TC/BC is a 4M-bit, 5.0 V-only Flash memory organized as 512K bytes of 8 bits each or 256K words of 16 bits each. The MBM29F400TC/BC is offered in a 48-pin TSOP and 44-pin SOP packages. This device is designed to be programmed in-system with the standard system 5.0 V Vcc supply. 12.0 V VPP is not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers. The standard MBM29F400TC/BC offers access times 55 ns and 90 ns allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the device has separate chip enable $(\overline{\text{OE}})$, write enable $(\overline{\text{WE}})$, and output enable $(\overline{\text{OE}})$ controls.

The MBM29F400TC/BC is pin and command set compatible with JEDEC standard. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 12.0 V Flash or EPROM devices.

The MBM29F400TC/BC is programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in less than 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

A sector is typically erased and verified in 1.0 second (if already completely preprogrammed.).

The devices also features a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29F400TC/BC is erased when shipped from the factory.

The devices features single 5.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by \overline{Data} Polling of DQ_7 , by the Toggle Bit feature on DQ_6 , or the RY/ \overline{BY} output pin. Once the end of a program or erase cycle has been completed, the device internally resets to the read mode.

Fujitsu's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29F400TC/BC memory electrically erase the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

- One 16K byte, two 8K bytes, one 32K byte, and seven 64K bytes.
- Individual-sector, multiple-sector, or bulk-erase capability.
- Individual or multiple-sector protection is user definable.

	(×8)	(×16)
	7FFFFH	3FFFFH
16K byte	7BFFFH	3DFFFH
8K byte	79FFFH	3CFFFH
8K byte	77FFFH	3BFFFH
32K byte	6FFFFH	37FFFH
64K byte	5FFFFH	2FFFFH
64K byte		
64K byte	4FFFFH	27FFFH
64K byte	3FFFFH	1FFFFH
64K byte	2FFFFH	17FFFH
64K byte	1FFFFH	0FFFFH
64K byte	0FFFFH	07FFFH
O-IN Dyte	00000H	00000H

	(×8)	(×16)
	7FFFFH	3FFFFH
64K byte	6FFFFH	37FFFH
64K byte	5FFFFH	2FFFFH
64K byte		
64K byte	4FFFFH	27FFFH
0 111 0 110	3FFFFH	1FFFFH
64K byte	2FFFFH	17FFFH
64K byte		٥٥٥٥٥١١
64K byte	1FFFFH	0FFFFH
0017.1	0FFFFH	07FFFH
32K byte	07FFFH	03FFFH
8K byte		
8K byte	05FFFH	02FFFH
or byte	03FFFH	01FFFH
16K byte	0000011	0000011
	100000H	00000H


MBM29F400TC Sector Architecture

MBM29F400BC Sector Architecture


■ PRODUCT LINE UP

Pai	rt No.	МВМ	29F400TC/MBM29F40	00BC
Ordering Part No.	Vcc = 5.0 V ± 5 %	-55	_	_
Ordering Part No.	Vcc = 5.0 V ± 10 %	_	-70	-90
Max. Address Acces	ss Time (ns)	55	70	90
Max. CE Access Tin	ne (ns)	55	70	90
Max. OE Access Tin	ne (ns)	30	30	35

■ BLOCK DIAGRAM



■ CONNECTION DIAGRAMS



■ LOGIC SYMBOL




Table 1 MBM29F400TC/BC Pin Configuration

Pin	Function
A-1, A0 to A17	Address Inputs
DQ0 to DQ15	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RY/BY	Ready-Busy Output
RESET	Hardware Reset Pin/ Temporary Sector Unprotection
BYTE	Selects 8-bit or 16-bit mode
N.C.	No Internal Connection
Vss	Device Ground
Vcc	Device Power Supply

Table 2 MBM29F400TC/BC User Bus Operation (BYTE = VIH)

Operation	CE	ŌĒ	WE	Ao	A 1	A 6	A 9	DQ ₀ to DQ ₁₅	RESET
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	VID	Code	Н
Auto-Select Device Code (1)	L	L	Н	Н	L	L	VID	Code	Н
Read (3)	L	L	Н	A 0	A ₁	A 6	A 9	D ouт	Н
Standby	Н	Х	Х	Х	Х	Х	Х	HIGH-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	HIGH-Z	Н
Write	L	Н	L	A 0	A ₁	A 6	A 9	DIN	Н
Enable Sector Protection (2)	L	VID	T	Х	Х	L	VID	Х	Н
Verify Sector Protection (2)	L	L	Н	L	Н	L	VID	Code	Н
Temporary Sector Unprotection	Х	Х	Х	Х	Х	Х	Х	Х	VID
Reset (Hardware)/Standby	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	L

Table 3 MBM29F400TC/BC User Bus Operation (BYTE = V_{IL})

Operation	CE	ŌĒ	WE	DQ ₁₅ /A ₋₁	Ao	A 1	A 6	A ₉	DQ ₀ to DQ ₇	RESET
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	L	VID	Code	Н
Auto-Select Device Code (1)	L	L	Н	L	Н	L	L	VID	Code	Н
Read (3)	L	L	Н	A -1	Ao	A 1	A 6	A 9	D оит	Н
Standby	Н	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	Х	HIGH-Z	Н
Write	L	Н	L	A -1	Ao	A 1	A 6	A 9	Din	Н
Enable Sector Protection (2)	L	VID	T	L	Х	Х	L	VID	Х	Н
Verify Sector Protection (2)	L	L	Н	L	L	Н	L	VID	Code	Н
Temporary Sector Unprotection	Х	Х	Х	Х	Χ	Х	Х	Х	Х	VID
Reset (Hardware)/Standby	Χ	Χ	Х	Χ	Χ	Х	Х	Х	HIGH-Z	L

Legend: L = V_{IL} , H = V_{IH} , X = V_{IL} or V_{IH} , $\neg \Box \Gamma$ = Pulse input. See DC Characteristics for voltage levels.


Notes: 1. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 7.

- 2. Refer to the section on Sector Protection.
- 3. $\overline{\text{WE}}$ can be V_{IL} if $\overline{\text{OE}}$ is V_{IL}, $\overline{\text{OE}}$ at V_{IH} initiates the write operations.

■ ORDERING INFORMATION

Standard Products

Fujitsu standard products are available in several packages. The order number is formed by a combination of:



■ FUNCTIONAL DESCRIPTION

Read Mode

The MBM29F400TC/BC has two control functions which must be satisfied in order to obtain data at the outputs. $\overline{\text{CE}}$ is the power control and should be used for a device selection. $\overline{\text{OE}}$ is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (t_{ACC}) is equal to the delay from stable addresses to valid output data. The chip enable access time (t_{CE}) is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins (Assuming the addresses have been stable for at least t_{ACC} - t_{CE} time).

Standby Mode

There are two ways to implement the standby mode on the MBM29F400TC/BC devices, one using both the $\overline{\text{CE}}$ and $\overline{\text{RESET}}$ pins; the other via the $\overline{\text{RESET}}$ pin only.

When using both pins, a CMOS standby mode is achieved with $\overline{\text{CE}}$ and $\overline{\text{RESET}}$ inputs both held at $V_{\text{CE}} \pm 0.3 \text{ V}$. Under this condition the current consumed is less than 5 μ A max. A TTL standby mode is achieved with $\overline{\text{CE}}$ and $\overline{\text{RESET}}$ pins held at V_{IH} . Under this condition the current is reduced to approximately 1mA. During Embedded Algorithm operation, V_{CE} Active current ($I_{\text{CE}2}$) is required even $\overline{\text{CE}} = V_{\text{IH}}$. The device can be read with standard access time (I_{CE}) from either of these standby modes.

When using the $\overline{\text{RESET}}$ pin only, a CMOS standby mode is achieved with $\overline{\text{RESET}}$ input held at Vss \pm 0.3 V ($\overline{\text{CE}}$ = "H" or "L"). Under this condition the current is consumed is less than 5 μ A max. A TTL standby mode is achieved with $\overline{\text{RESET}}$ pin held at V $_{\text{L}}$, ($\overline{\text{CE}}$ = "H" or "L"). Under this condition the current required is reduced to approximately 1mA. Once the $\overline{\text{RESET}}$ pin is taken high, the device requires transfer of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the $\overline{\text{OE}}$ input.

Output Disable

With the $\overline{\text{OE}}$ input at a logic high level (V_{IH}), output from the device is disabled. This will cause the output pins to be in a high impedance state.

Autoselect

The autoselect mode allows the reading out of a binary code from the device and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 12.5 V) on address pin A_9 . Two identifier bytes may then be sequenced from the devices outputs by toggling address A_0 from V_{IL} to V_{IH} . All addresses are don't cares except A_0 , A_1 and A_6 (A_{-1}) (See Tables 4.1).

The manufacturer and device codes may also be read via the command register, for instances when the MBM29F400TC/BC is erased or programmed in a system without access to high voltage on the A_9 pin. The command sequence is illustrated in Table 7 (refer to Autoselect Command section).

 $A_0 = V_{IL}$ represents the manufacturer's code (Fujitsu = 04H) and $A_0 = V_{IH}$ the device identifier code (MBM29F400TC = 23H and MBM29F400BC = ABH for $\times 8$ mode; MBM29F400TC = 2223H and MBM29F400BC = 22ABH for $\times 16$ mode). These two bytes/words are given in the tables 4.1 and 4.2. All identifiers for manufacturer and device will exhibit odd parity with DQ₇ defined as the parity bit. In order to read the proper device codes when executing the autoselect, A_1 must be V_{IL} (See Tables 4.1 and 4.2).

Table 4 .1 MBM29F400TC/BC Sector Protection Verify Autoselect Codes

	Туре		A12 to A17	A 6	A 1	Ao	A -1*1	Code (HEX)
Manufacturer's	Code		Х	Vıl	VıL	VIL	Vıl	04H
MBM29F400TC			Х	VIL	VIL	Vih	VIL	23H
Device Code	IVIDIVIZ9F4001C	Word	^	VIL	VIL	VIH	Х	2223H
Device Code	MPM20E400BC	Byte	Х		VIL	Vih	VıL	ABH
	MBM29F400BC Word		^	VIL	VIL	VIH	Х	22ABH
Sector Protection			Sector Addresses	VIL	ViH	VıL	VIL	01H*2

^{*1:} A₋₁ is for Byte mode.

Table 4.2 Expanded Autoselect Code Table

	Туре	Code	DQ ₁₅	DQ ₁₄	DQ ₁₃	DQ ₁₂	DQ ₁₁	DQ ₁₀	DQ ₉	DQ8	DQ 7	DQ 6	DQ 5	DQ 4	DQ 3	DQ 2	DQ 1	DQ
Manufacturer's Code		04H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
Device	MBM29F400TC (B) (W)	23H 2223 H	A-1 0	HI-Z 0	HI-Z 1	HI-Z 0	HI-Z 0	HI-Z 0	HI-Z 1	HI-Z 0	0	0	1	0	0	0	1	1
Code	MBM29F400BC (B) (W)	ABH 22AB H	A-1 0	HI-Z 0	HI-Z 1	HI-Z 0	HI-Z 0	HI-Z 0	HI-Z 1	HI-Z 0	1	0 0	1	0 0	1	0	1	1
Sector Protection		01H	A-1/0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

(B): Byte mode(W): Word mode

Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing \overline{WE} to V_{IL} , while \overline{CE} is at V_{IL} and \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{WE} or \overline{CE} , whichever happens later; while data is latched on the rising edge of \overline{WE} or \overline{CE} , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Sector Protection

The MBM29F400TC/BC features hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 10). The sector protection feature is enabled using programming equipment at the user's site. The device is shipped with all sectors unprotected.

^{*2:} Outputs 01H at protected sector addresses and outputs 00H at unprotected sector addresses.

To activate this mode, the programming equipment must force V_{ID} on address pin A_9 and control pin \overline{OE} , (suggest $V_{ID} = 11.5V$), $\overline{CE} = V_{IL}$, and $A_6 = V_{IL}$. The sector addresses (A_{17} , A_{16} , A_{15} , A_{14} , A_{13} , and A_{12}) should be set to the sector to be protected. Tables 5 and 6 define the sector address for each of the eleven (11) individual sectors. Programming of the protection circuitry begins on the falling edge of the \overline{WE} pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the \overline{WE} pulse. Refer to Figures 16 and 23 for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A_9 with \overline{CE} and \overline{OE} at V_{IL} and \overline{WE} at V_{IH} . Scanning the sector addresses (A_{17} , A_{16} , A_{15} , A_{14} , A_{13} , and A_{12}) while (A_6 , A_1 , A_0) = (0, 1, 0) will produce a logical "1" code at device output DQ $_0$ for a protected sector. Otherwise the devices will produce 00H for unprotected sector. In this mode, the lower order addresses, except for A_0 , A_1 , and A_6 are don't care. Address locations with $A_1 = V_{IL}$ are reserved for Autoselect manufacturer and device codes. A_{-1} requires to apply to V_{IL} on byte mode.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02H, where the higher order addresses (A_{17} , A_{16} , A_{15} , A_{14} , A_{13} , and A_{12}) are the desired sector address will produce a logical "1" at DQ $_0$ for a protected sector. See Tables 4.1 and 4.2 for Autoselect codes.

Temporary Sector Unprotection

This feature allows temporary unprotection of previously protected sectors of the MBM29F400TC/BC device in order to change data. The Sector Unprotection mode is activated by setting the RESET pin to high voltage (12 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the 12 V is taken away from the RESET pin, all the previously protected sectors will be protected again. Refer to Figures 17 and 24.

Table 5 Sector Address Tables (MBM29F400TC)

Sector Address	A 17	A 16	A 15	A 14	A 13	A 12	Address Range
SA0	0	0	0	Х	Х	Х	00000H to 0FFFFH
SA1	0	0	1	Х	Х	Х	10000H to 1FFFFH
SA2	0	1	0	Х	Х	Х	20000H to 2FFFFH
SA3	0	1	1	Х	Х	Х	30000H to 3FFFFH
SA4	1	0	0	Х	Х	Х	40000H to 4FFFFH
SA5	1	0	1	Х	Х	Х	50000H to 5FFFFH
SA6	1	1	0	Х	Х	Х	60000H to 6FFFFH
SA7	1	1	1	0	Х	Х	70000H to 77FFFH
SA8	1	1	1	1	0	0	78000H to 79FFFH
SA9	1	1	1	1	0	1	7A000H to 7BFFFH
SA10	1	1	1	1	1	Х	7C000H to 7FFFFH

Table 6 Sector Address Tables (MBM29F400BC)

Sector Address	A 17	A 16	A 15	A 14	A 13	A 12	Address Range
SA0	0	0	0	0	0	Х	00000H to 03FFFH
SA1	0	0	0	0	1	0	04000H to 05FFFH
SA2	0	0	0	0	1	1	06000H to 07FFFH
SA3	0	0	0	1	Х	Х	08000H to 0FFFFH
SA4	0	0	1	Х	Х	Х	10000H to 1FFFFH
SA5	0	1	0	Х	Х	Х	20000H to 2FFFFH
SA6	0	1	1	Х	Х	Х	30000H to 3FFFFH
SA7	1	0	0	Х	Х	Х	40000H to 4FFFFH
SA8	1	0	1	Х	Х	Х	50000H to 5FFFFH
SA9	1	1	0	Х	Х	Х	60000H to 6FFFFH
SA10	1	1	1	Х	Х	Х	70000H to 7FFFFH

Table 7 MBM29F400TC/BC Command Definitions

Commar Sequence		Bus Write Cycles Req'd	First Bus Write Cycle		Seco Bu Write	IS	Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
_		Req'a	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset	Word	1	XXXH	F0H	_	_	_	_	_	_	_	_	_	_
	Byte													
Read/Reset	Word	3	555H	AAH	2AAH	55H	555H	F0H	RA	RD				
ineau/neset	Byte	3	AAAH	AAH	555H	3311	AAAH	1 011	IVA	אט	_		_	
Autoselect	Word	3	555H	AAH	2AAH	55H	555H	90H						
Autoselect	Byte	,	AAAH	AAH	555H	5511	AAAH	9011			_		_	
Program	Word	4	555H	AAH	2AAH	55H	555H	A0H	PA	PD				
Fiogram	Byte	4	AAAH	AAH	555H	5511	AAAH	AULI	FA	FD	_		_	
Chip Erase	Word	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Chip Liase	Byte	U	AAAH	AAH	555H	3311	AAAH	0011	AAAH	$\Delta\Delta\Pi$	555H	3311	AAAH	1011
Sector	Word	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA	30H
Erase Byte 6		U	AAAH	7//11	555H	5511	AAAH	0011	AAAH	AAH	555H	5511	SA	3011
Sector Erase	Suspe	nd	Erase	can be	suspen	ded du	uring se	ctor er	ase with	Addr	("H" or "	'L"). Da	ata (B0F	1)
Sector Erase Resume Erase can be resumed after suspend with Addr ("H" or "L"). Data (30H)														

- **Notes:** 1. Address bits A₁₅ to A₁₁ = X = "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA).
 - 2. Bus operations are defined in Tables 2 and 3.
 - 3. RA = Address of the memory location to be read.
 - PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the \overline{WE} pulse.
 - SA = Address of the sector to be erased. The combination of A₁₇, A₁₆, A₁₅, A₁₄, A₁₃, and A₁₂ will uniquely select any sector.
 - 4. RD = Data read from location RA during read operation.
 - PD = Data to be programmed at location PA. Data is latched on the falling edge of \overline{WE} .
 - 5. The system should generate the following address patterns:
 - Word Mode: 555H or 2AAH to addresses Ao to A10
 - Byte Mode: AAAH or 555H to addresses A-1 to A10
 - 6. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

Command Definitions

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the device to the read mode. Table 7 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ_0 to DQ_7 and DQ_8 to DQ_{15} bits are ignored.

Read/Reset Command

The read or eset operation is initiated by writing the read/reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.

The device will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising A₉ to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the autoselect command sequence into the command register. Following the command write, a read cycle from address XX00H retrieves the manufacture code of 04H. A read cycle from address XX01H for \times 16 (XX02H for \times 8) returns the device code (MBM29F400TC = 23H and MBM29F400BC = ABH for \times 8 mode; MBM29F400TC = 2223H and MBM29F400BC = 22ABH for \times 16 mode). (See Tables 4.1 and 4.2.)

All manufacturer and device codes will exhibit odd parity with DQ_7 defined as the parity bit. Scanning the sector addresses (A_{17} , A_{16} , A_{15} , A_{14} , A_{13} , and A_{12}) while (A_6 , A_1 , A_0) = (0, 1, 0) will produce a logical "1" at device output DQ_0 for a protected sector. The programming verification should be perform margin mode on the protected sector (See Tables 2 and 3).

To terminate the operation, it is necessary to write the read/reset command sequence into the register and also to write the autoselect command during the operation, execute it after writing read/reset command sequence.

Byte/Word Programming

The device is programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of \overline{CE} or \overline{WE} , whichever happens later and the data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever happens first. The rising edge of \overline{CE} or \overline{WE} (whichever happens first) begins programming. Upon executing the Embedded ProgramTM Algorithm command sequence the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on DQ_7 is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched (see Table 8, Hardware Sequence Flags) Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance of time. Hence, \overline{Data} Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 19 illustrates the Embedded Programming Algorithm using typical command strings and bus operations.

Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase™ Algorithm command sequence the device will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last $\overline{\text{WE}}$ pulse in the command sequence and terminates when the data on DQ₇ is "1" (see Write Operation Status section) at which time the device returns to read the mode.

Figure 20 illustrates the Embedded Erase Algorithm using typical command strings and bus operations.

Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the sector erase command. The sector address (any address location within the desired sector) is latched on the falling edge of \overline{WE} , while the command (Data = 30H) is latched on the rising edge of \overline{WE} . After time-out of 50 µs from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on Table 7. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50 μ s otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50 μ s from the rising edge of the last $\overline{\text{WE}}$ will initiate the execution of the Sector Erase command(s). If another falling edge of the $\overline{\text{WE}}$ occurs within the 50 μ s time-out window the timer is reset. (Monitor DQ3 to determine if the sector erase timer window is still open, see section DQ3, Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the device once execution has begun will corrupt the data in that sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 10).

Sector erase does not require the user to program the devices prior to erase. The device automatically programs all memory locations in the sector(s) to be erased prior to electrical erase. When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50 μ s time out from the rising edge of the \overline{WE} pulse for the last sector erase command pulse and terminates when the data on DQ₇ is "1" (see Write Operation Status section) at which time the device returns to the read mode. Data polling must be performed at an address within any of the sectors being erased.

Figure 20 illustrates the Embedded Erase Algorithm using typical command strings and bus operations.

Erase Suspend

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are "don't cares" when writing the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 20 μ s to suspend the erase operation. When the device has entered the erase-suspended mode, the RY/ $\overline{\text{BY}}$ output pin and the DQ $_7$ bit will be at logic "1", and DQ $_6$ will stop toggling. The user must use the address of the erasing sector for reading DQ $_6$ and DQ $_7$ to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the device defaults to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ₂ to toggle. (See the section on DQ₂).

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-program mode will cause DQ_2 to toggle. The end of the erase-suspended program operation is detected by the RY/\overline{BY} output pin, \overline{Data} polling of DQ_7 , or by the Toggle Bit I (DQ_6) which is the same as the regular Program operation. Note that DQ_7 must be read from the program address while DQ_6 can be read from any address.

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Write Operation Status

Table 8 Hardware Sequence Flags

		Status	DQ ₇	DQ ₆	DQ ₅	DQ₃	DQ ₂
	Embedded P	rogram Algorithm	DQ ₇	Toggle	0	0	1
	Embedded E	rase Algorithm	0	Toggle	0	1	Toggle
In		Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle
Progress	Erase Suspended Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	DQ ₇	Toggle (Note 1)	0	0	1 (Note 2)
	Embedded P	rogram Algorithm	DQ ₇	Toggle	1	0	1
Exceeded	Embedded E	rase Algorithm	0	Toggle	1	1	N/A
Time Limits	Erase Suspended Mode	Erase Suspend Program (Non-Erase Suspended Sector)	DQ ₇	Toggle	1	0	N/A

Notes: 1. Performing successive read operations from any address will cause DQ₆ to toggle.

- 2. Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ₂ bit. However, successive reads from the erase-suspended sector will cause DQ₂ to toggle.
- 3. DQ₀ and DQ₁ are reserve pins for future use. DQ₄ is Fujitsu internal use only.
- 4. DQ $_8$ to DQ $_{15}$ are "DON'T CARES" because there is for \times 16 mode.

DQ₇

Data Polling

The MBM29F400TC/BC device feature \overline{Data} Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the device will produce the complement of the data last written to DQ_7 . Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ_7 . During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ_7 output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ_7 output. The flowchart for \overline{Data} Polling (DQ_7) is shown in Figure 21.

For Programing, the Data Polling is valid after the rising edge of fourth write pulse in the four write pulse sequence.

For chip erase and sector erase, the \overline{Data} Polling is valid after the rising edge of the sixth write pulse in the six write pulse sequence. \overline{Data} Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29F400TC/BC data pins ($\overline{DQ_7}$) may change asynchronously while the output enable (\overline{OE}) is asserted low. This means that the device is driving status information on $\overline{DQ_7}$ at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the $\overline{DQ_7}$ output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and $\overline{DQ_7}$ has a valid data, the data outputs on $\overline{DQ_0}$ to $\overline{DQ_0}$ may be still invalid. The valid data on $\overline{DQ_0}$ to $\overline{DQ_7}$ will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out (See Table 8).

See Figure 9 for the Data Polling timing specifications and diagrams.

DQ_6

Toggle Bit I

The MBM29F400TC/BC also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (\overline{OE} toggling) data from the device will result in DQ₆ toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ₆ will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth write pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth write pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit I will toggle for about 2 μ s and then stop toggling without the data having changed. In erase, the device will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 100 μ s and then drop back into read mode, having changed none of the data.

Either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggling will cause the DQ6 to toggle. In addition, an Erase Suspend/Resume command will cause DQ6 to toggle.

See Figure 10 for the Toggle Bit I timing specifications and diagrams.

DQ_5

Exceeded Timing Limits

 DQ_5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ_5 will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. Data Polling is the only operating function of the devices under this

condition. The $\overline{\text{CE}}$ circuit will partially power down the device under these conditions (to approximately 2 mA). The $\overline{\text{OE}}$ and $\overline{\text{WE}}$ pins will control the output disable functions as described in Tables 2 and 3.

The DQ_5 failure condition may also appear if a user tries to program a non blank location without erasing. In this case the device locks out and never complete the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ_7 bit and DQ_6 never stops toggling. Once the device has exceeded timing limits, the DQ_5 bit will indicate a "1." Please note that this is not a device failure condition since the device was incorrectly used.

DQ_3

Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ₃ will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If $\overline{\text{Data}}$ Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ₃ may be used to determine if the sector erase timer window is still open. If DQ₃ is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by $\overline{\text{Data}}$ Polling or Toggle Bit I. If DQ₃ is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ₃ prior to and following each subsequent sector erase command. If DQ₃ were high on the second status check, the command may not have been accepted.

Refer to Table 8: Hardware Sequence Flags.

DQ_2

Toggle Bit II

This toggle bit II, along with DQ6, can be used to determine whether the device is in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ_2 to toggle during the Embedded Erase Algorithm. If the device is in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ_2 to toggle. When the device is in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the DQ_2 bit.

 DQ_6 is different from DQ_2 in that DQ_6 toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of DQ_7 , is summarized as follows:

Mode	DQ ₇	DQ ₆	DQ ₂
Program	DQ 7	toggles	1
Erase	0	toggles	toggles
Erase Suspend Read (Erase-Suspended Sector) (Note 1)	1	1	toggles
Erase Suspend Program	DQ ₇ (Note 2)	toggles	1 (Note 2)

Notes: 1. These status flags apply when outputs are read from a sector that has been erase-suspended.

2. These status flags apply when outputs are read from the byte address of the non-erase suspended sector.

For example, DQ_2 and DQ_6 can be used together to determine the erase-suspend-read mode (DQ_2 toggles while DQ_6 does not). See also Table 8 and Figure 22.

Furthermore, DQ₂ can also be used to determine which sector is being erased. When the device is in the erase mode, DQ₂ toggles if this bit is read from the erasing sector.

RY/BY

Ready/Busy

The MBM29F400TC/BC provides a RY/BY open-drain output pin as a way to indicate to the host system that the Embedded™ Algorithms are either in progress or completed. If the output is low, the device is busy with either a program or erase operation. If the output is high, the device is ready to accept any read/write or erase operation. When the RY/BY pin is low, the device will not accept any additional program or erase commands. If the MBM29F400TC/BC is placed in an Erase Suspend mode, the RY/BY output will be high. Also, since this is an open drain output, many RY/BY pins can be tied together in parallel with a pull up resistor to Vcc.

During programming, the RY/BY pin is driven low after the rising edge of the fourth write pulse. During an erase operation, the RY/BY pin is driven low after the rising edge of the sixth write pulse. The RY/BY pin will indicate a busy condition during the RESET pulse. Refer to Figure 11 and 12 for a detailed timing diagram.

Since this is an open-drain output, several RY/BY pins can be tied together in parallel with a pull-up resistor to Vcc.

RESET

Hardware Reset

The MBM29F400TC/BC device may be reset by driving the \overline{RESET} pin to V_{IL} . The \overline{RESET} pin has a pulse requirement and has to be kept low (V_{IL}) for at least 500 ns in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode 20 μ s after the \overline{RESET} pin is driven low. Furthermore, once the \overline{RESET} pin goes high, the device requires time of t_{RH} before it will allow read access. When the \overline{RESET} pin is low, the device will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/ \overline{BY} output signal should be ignored during the \overline{RESET} pulse. Refer to Figure 12 for the timing diagram. Refer to Temporary Sector Unprotection for additional functionality.

If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s) cannot be used.

Byte/Word Configuration

The $\overline{\text{BYTE}}$ pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29F400TC/BC device. When this pin is driven high, the device operates in the word (16-bit) mode. The data is read and programmed at DQ₀ to DQ₁₅. When this pin is driven low, the device operates in byte (8-bit) mode. Under this mode, the DQ₁₅/A₋₁ pin becomes the lowest address bit and DQ₈ to DQ₁₄ bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at DQ₀ to DQ₇ and the DQ₈ to DQ₁₅ bits are ignored. Refer to Figures 13, 14 and 15 for the timing diagram.

Data Protection

The MBM29F400TC/BC are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the device automatically resets the internal state machine in the read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The device also incorporate several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

Low Vcc Write Inhibit

To avoid initiation of a write cycle during $V_{\rm CC}$ power-up and power-down, a write cycle is locked out for $V_{\rm CC}$ less than 3.2 V (typically 3.7 V). If $V_{\rm CC}$ < $V_{\rm LKO}$, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the $V_{\rm CC}$ level is greater than $V_{\rm LKO}$. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when $V_{\rm CC}$ is above 3.2 V.

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on \overline{OE} , \overline{CE} , or \overline{WE} will not initiate a write cycle.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$, or $\overline{WE} = V_{IH}$. To initiate a write cycle \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.

Power-Up Write Inhibit

Power-up of the device with $\overline{WE} = \overline{CE} = V_{\parallel}$ and $\overline{OE} = V_{\parallel}$ will not accept commands on the rising edge of \overline{WE} . The internal state machine is automatically reset to the read mode on power-up.

■ ABSOLUTE MAXIMUM RATINGS

Storage Temperature	–55°C to +125°C
Ambient Temperature with Power Applied	40°C to +85°C
Voltage with respect to Ground All pins except A ₉ , \overline{OE} , \overline{RESET} (Note 1)	2.0 V to +7.0 V
Vcc (Note 1)	2.0 V to +7.0 V
A ₉ , OE , RESET (Note 2)	2.0 V to +13.5 V

- **Notes:** 1. Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are Vcc +0.5 V. During voltage transitions, outputs may positive overshoot to Vcc +2.0 V for periods of up to 20 ns.
 - 2. Minimum DC input voltage on A₉, OE, RESET pins are −0.5 V. During voltage transitions, A₉, OE, RESET pins may negative overshoot Vss to −2.0 V for periods of up to 20 ns. Maximum DC input voltage on A₉, OE, RESET pins are +13.0 V which may positive overshoot to 14.0 V for periods of up to 20 ns. Voltage difference between input voltage and power supply. (V_{IN} V_{CC}) do not exceed 9 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING RANGES

Commercial Devices	
Ambient Temperatue (T _A)	40°C to +85°C
Vcc Supply Voltages	
MBM29F400TC/BC-55	+4.75 V to +5.25 V
MBM29F400TC/BC-70/-90	+4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the devices are guaranteed.


WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating condition ranges.


Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ MAXIMUM OVERSHOOT







■ DC CHARACTERISTICS

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit	
lu	Input Leakage Current	VIN = Vss to Vcc, Vcc = Vcc M	-1.0	+1.0	μΑ	
ILO	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vcc I	Мах.	-1.0	+1.0	μA
Ішт	A ₉ , OE , RESET Inputs Leakage Current	Vcc = Vcc Max. A ₉ , OE , RESET = 12.5 V		_	50	μA
Icc ₁	Vcc Active Current (Note 1)	CE = VIL, OE = VIH	Byte		35	mA
ICC1	vcc Active Current (Note 1)		Vord	_	40	
Icc2	Vcc Active Current (Note 2)	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$		_	50	mA
	V Courset (Cton dlay)	Vcc = Vcc Max., \overline{CE} = ViH, \overline{RESET} = ViH		_	1	mA
Іссз	Vcc Current (Standby)	$\frac{V_{CC} = V_{CC} \text{ Max., } \overline{CE} = V_{CC} \pm 0}{\text{RESET}} = V_{CC} \pm 0.3 \text{ V}$	_	5	μA	
	V. Compant (Oten dless Beech)	Vcc = Vcc Max., RESET = V _{IL}		_	1	mA
Icc4	Vcc Current (Standby, Reset)	Vcc = Vcc Max., RESET = Vss ± 0.3 V	_	5	μA	
VIL	Input Low Level	_	-0.5	0.8	V	
ViH	Input High Level	_		2.0	Vcc + 0.5	V
VID	Voltage for Autoselect and Sector Protection (A ₉ , OE, RESET) (Note 3, 4)	_		11.5	12.5	V
Vol	Output Low Voltage Level	IoL = 5.8mA, Vcc = Vcc Min.	_	0.45	V	
V _{OH1}	Output High Voltage Level	Iон = −2.5 mA, Vcc = Vcc Min.		2.4	_	V
V _{OH2}	Output High Voltage Level	Іон = −100 μА	Vcc-0.4	_	V	
VLKO	Low Vcc Lock-Out Voltage	_	3.2	4.2	V	

Notes: 1. The lcc current listed includes both the DC operating current and the frequency dependent component (at 6 MHz). The frequency component typically is 2 mA/MHz, with $\overline{\text{OE}}$ at V_{IH}.

- 2. Icc active while Embedded Algorithm (program or erase) is in progress.
- 3. Applicable to sector protection function.
- 4. $(V_{ID} V_{CC})$ do not exceed 9 V.

■ AC CHARACTERISTICS

Read Only Operations Characteristics

Parameter Symbols		Description	Test Setup		-55 (Note1)	-70 (Note2)	-90 (Note2)	Unit
JEDEC	Standard	•		-	(Note1)	(NOte2)	(NOTEZ)	
t avav	t RC	Read Cycle Time	_	Min.	55	70	90	ns
tavqv	tacc	Address to Output Delay	ress to Output Delay $\frac{\overline{CE}}{\overline{OE}} = V_{IL}$ Max.		55	70	90	ns
t ELQV	t ce	Chip Enable to Output Delay	ŌE = Vı∟	Max.	55	70	90	ns
t GLQV	t oe	Output Enable to Output Delay	_	Max.	30	30	35	ns
t ehqz	t DF	Chip Enable to Output High-Z	_	Max.	15	20	20	ns
t gHQZ	t DF	Output Enable to Output High-Z	_	Max.	15	20	20	ns
taxqx	tон	Output Hold Time From Addresses, CE or OE, Whichever Occurs First	_	Min.	0	0	0	ns
_	t READY	RESET Pin Low to Read Mode	_	Max.	20	20	20	μs
_	telfl telfh	CE or BYTE Switching Low or High	_	Max.	5	5	5	ns


Note: 1. Test Conditions:

Output Load: 1 TTL gate and 30 pF Input rise and fall times: 5 ns Input pulse levels: 0.0 V to 3.0 V Timing measurement reference level

Input: 1.5 V Output: 1.5 V Note: 2. Test Conditions:

Output Load: 1 TTL gate and 100 pF Input rise and fall times: 5 ns Input pulse levels: 0.45 V to 2.4 V Timing measurement reconcelevel

Input: 0.8 V and 2.0 V Output: 0.8 V and 2.0 V



• Write/Erase/Program Operations

Parameter Symbols		Description			MBN	11		
JEDEC	Standard		Description		-55	-70	-90	- Unit
tavav	twc	Write Cycle Time		Min.	55	70	90	ns
tavwl	tas	Address Setu	ıp Time	Min.	0	0	0	ns
twlax	t AH	Address Hold	d Time	Min.	45	45	45	ns
t dvwh	t DS	Data Setup T	ime	Min.	30	30	45	ns
twhox	t DH	Data Hold Ti	me	Min.	0	0	0	ns
_	toes	Output Enab	e Setup Time	Min.	0	0	0	ns
		Output	Read	Min.	0	0	0	ns
_	t oeh	Enable Hold Time	Toggle and Data Polling	Min.	10	10	10	ns
t GHWL	t GHWL	Read Recove	er Time Before Write	Min.	0	0	0	ns
t GHEL	t GHEL	Read Recove	er Time Before Write	Min.	0	0	0	ns
t ELWL	tcs	CE Setup Tir	CE Setup Time		0	0	0	ns
twlel	tws	WE Setup Time		Min.	0	0	0	ns
twheh	tсн	CE Hold Time		Min.	0	0	0	ns
t ehwh	twн	WE Hold Time		Min.	0	0	0	ns
twlwh	twp	Write Pulse Width		Min.	30	35	45	ns
t ELEH	t CP	CE Pulse Width		Min.	30	35	45	ns
t whwL	twpн	Write Pulse Width High		Min.	20	20	20	ns
t ehel	t CPH	CE Pulse Width High		Min.	20	20	20	ns
twhwh1	twnwh1	Byte Programming Operation		Тур.	8	8	8	μs
4	5	Soctor France	O((NI-14)	Тур.	1	1	1	sec
t whwh2	twhwh2	Secioi Erase	Operation (Note 1)	Max.	8	8	8	sec
_	tvcs	Vcc Setup Tir	me	Min.	50	50	50	μs
_	tvidr	RiseTime to	VID	Min.	500	500	500	ns
_	t vlht	Voltage Trans	sition Time (Note 2)	Min.	4	4	4	μs
_	twpp	Write Pulse \	Width (Note 2)	Min.	100	100	100	μs
_	toesp	OE Setup Tir	ne to WE Active (Note 2)	Min.	4	4	4	μs
_	t csp	CE Setup Tir	ne to WE Active (Note 2)	Min.	4	4	4	μs
_	t RB	Recover Time	e from RY/BY	Min.	0	0	0	ns

(Continued)

(Continued)


Parameter Symbols				MBN	l lm!4		
JEDEC	Standard		Description		-70	-90	Unit
_	t RP	RESET Pulse Width	Min.	500	500	500	ns
_	t RH	RESET Hold Time Before Read	Min.	50	50	50	ns
_	t FLQZ	BYTE Switching Low to Output High-Z	Max.	30	20	30	ns
_	t FHQV	BYTE Switching High to Output Active	Min.	30	20	30	ns
_	t BUSY	Program/Erase Valid to RY/BY Delay	Max.	55	70	90	ns
_	t EOE	Delay Time from Embedded Output Enable	Max.	30	30	35	ns


Notes: 1. This does not include the preprogramming time.


2. These timing is for Sector Protection operation.

■ SWITCHING WAVEFORMS

Key to Switching Waveforms








Notes: 1. PA is address of the memory location to be programmed

- 2. PD is data to be programmed at byte address.
- 3. $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.
- 6. These waveforms are for the \times 16 mode.


Figure 6 AC Waveforms for Alternate WE Controlled Program Operations





Notes: 1. PA is address of the memory location to be programmed.


- 2. PD is data to be programmed at byte address.
- 3. \overline{DQ}_7 is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.
- 6. These waveforms are for the \times 16 mode.


Figure 7 AC Waveforms for Alternate CE Controlled Program Operations







































VA = Byte address for programming

- Any of the sector addresses within the sector being erased during sector erase operation
- Any of the sector addresses within the sector not being protected during chip erase operation


Note: DQ_7 is rechecked even if DQ_5 = "1" because DQ_7 may change simultaneously with DQ_5 .


Figure 21 Data Polling Algorithm



Note: DQ $_6$ is rechecked even if DQ $_5$ = "1" because DQ $_6$ may stop toggling at the same time as DQ $_5$ changing to "1".

Figure 22 Toggle Bit Algorithm





■ ERASE AND PROGRAMMING PERFORMANCE

Parameter	Limits			Unit	Comment	
raiailletei	Min.	Тур.	Max.	Ullit	Comment	
Sector Erase Time	_	1	8	sec	Excludes 00H programming prior to erasure	
Word Programming Time	_	16	200	μs	Excludes system-level	
Byte Programming Time	_	8	150	μs	overhead	
Chip Programming Time	_	4.2	10	sec	Excludes system-level overhead	
Erase/Program Cycle	100,000	_	_	Cycles		

■ TSOP (I) PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V _{IN} = 0	8	9	pF
Соит	Output Capacitance	Vоит = 0	8	10	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	8.5	11.5	pF


Note: Test conditions $T_A = 25$ °C, f = 1.0 MHz

■ SOP PIN CAPACITANCE


Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V _{IN} = 0	7.5	9	pF
Соит	Output Capacitance	Vоит = 0	8	10	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	8.5	11	pF

Note: Test conditions T_A = 25°C, f = 1.0 MHz

■ PACKAGE DIMENSIONS




(Continued)



(Continued)

(Continued)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED

Corporate Global Business Support Division

Electronic Devices

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9903

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan. Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com