

# HD-6402

### **CMOS Universal Asynchronous Receiver Transmitter (UART)**

March 1997

#### Features

- 8.0MHz Operating Frequency (HD-6402B)
- 2.0MHz Operating Frequency (HD-6402R)
- Low Power CMOS Design
- Programmable Word Length, Stop Bits and Parity
- Automatic Data Formatting and Status Generation
- **Compatible with Industry Standard UARTs**
- Single +5V Power Supply
- CMOS/TTL Compatible Inputs

#### Description


The HD-6402 is a CMOS UART for interfacing computers or microprocessors to an asynchronous serial data channel. The receiver converts serial start, data, parity and stop bits. The transmitter converts parallel data into serial form and automatically adds start, parity and stop bits. The data word length can be 5, 6, 7 or 8 bits. Parity may be odd or even. Parity checking and generation can be inhibited. The stop bits may be one or two or one and one-half when transmitting 5-bit code.

The HD-6402 can be used in a wide range of applications including modems, printers, peripherals and remote data acquisition systems. Utilizing the Intersil advanced scaled SAJI IV CMOS process permits operation clock frequencies up to 8.0MHz (500K Baud). Power requirements, by comparison, are reduced from 300mW to 10mW. Status logic increases flexibility and simplifies the user interface.


#### Ordering Information

PACKAGE	TEMPERATURE RANGE	2MHz = 125K BAUD	8MHz = 500K BAUD	PKG. NO.
Plastic DIP	-40 <sup>0</sup> C to +85 <sup>0</sup> C	HD3-6402R-9	HD3-6402B-9	E40.6
CERDIP	-40 <sup>0</sup> C to +85 <sup>0</sup> C	HD1-6402R-9	HD1-6402B-9	F40.6
SMD#	-55 <sup>o</sup> C to +125 <sup>o</sup> C	5962-9052501MQA	5962-9052502MQA	F40.6

#### Pinout



CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999 5-1



#### **Control Definition**

	CO	NTROL WO	ORD		CHARACTER FORMAT					
CLS 2	CLS 1	PI	EPE	SBS	START BIT	DATA BITS	PARITY BIT	STOP BITS		
0	0	0	0	0	1	5	ODD	1		
0	0	0	0	1	1	5	ODD	1.5		
0	0	0	1	0	1	5	EVEN	1		
0	0	0	1	1	1	5	EVEN	1.5		
0	0	1	Х	0	1	5	NONE	1		
0	0	1	Х	1	1	5	NONE	1.5		
0	1	0	0	0	1	6	ODD	1		
0	1	0	0	1	1	6	ODD	2		
0	1	0	1	0	1	6	EVEN	1		
0	1	0	1	1	1	6	EVEN	2		
0	1	1	Х	0	1	6	NONE	1		
0	1	1	х	1	1	6	NONE	2		
1	0	0	0	0	1	7	ODD	1		
1	0	0	0	1	1	7	ODD	2		
1	0	0	1	0	1	7	EVEN	1		
1	0	0	1	1	1	7	EVEN	2		
1	0	1	Х	0	1	7	NONE	1		
1	0	1	х	1	1	7	NONE	2		
1	1	0	0	0	1	8	ODD	1		
1	1	0	0	1	1	8	ODD	2		
1	1	0	1	0	1	8	EVEN	1		
1	1	0	1	1	1	8	EVEN	2		
1	1	1	Х	0	1	8	NONE	1		
1	1	1	х	1	1	8	NONE	2		

## Pin Description

PIN	TYPE	SYMBOL	DESCRIPTION	PIN	TYPE	SYMBOL	DESCRIPTION
1		V <sub>CC</sub> †	Positive Voltage Supply	22	0	TBRE	A high level on TRANSMITTER BUFFER REGIS-
2		NC	No Connection				TER EMPTY indicates the transmitter buffer register
3		GND	Ground				has transferred its data to the transmitter register and is ready for new data.
4 5	і 0	RRD RBR8	A high level on RECEIVER REGISTER DISABLE forces the receiver holding out-puts RBR1-RBR8 to high impedance state. The contents of the RECEIVER BUFFER REGIS-	23	I	TBRL	A low level on TRANSMITTER BUFFER REGIS TER LOAD transfers data from inputs TBR1- TBR8 into the transmitter buffer register. A low th high transition on TBRL initiates data transfer to
5	0	KDKO	TER appear on these three-state outputs. Word for- mats less than 8 characters are right justified to RBR1.				the transmitter register. If busy, transfer is auto- matically delayed so that the two characters are transmitted end to end.
6	О	RBR7	See Pin 5-RBR8	24	0	TRE	A high level on TRANSMITTER REGISTER EMI
7	0	RBR6	See Pin 5-RBR8				TY indicates completed transmission of a chara ter including stop bits.
8	о	RBR5	See Pin 5-RBR8	25	о	TRO	Character data, start data and stop bits appear si
9	о	RBR4	See Pin 5-RBR8		Ŭ		rially at the TRANSMITTER REGISTER OUTPU
10	о	RBR3	See Pin 5-RBR8	26	I	TRB1	Character data is loaded into the TRANSMITTE
11	ο	RBR2	See Pin 5-RBR8				BUFFER REGISTER via inputs TBR1-TBR8. For
12	ο	RBR1	See Pin 5-RBR8				character formats less than 8 bits the TBR8, 7 an 6 inputs are ignored corresponding to their pro-
13	0	PE	A high level on PARITY ERROR indicates received				grammed word length.
	Ŭ		parity does not match parity programmed by control	27	1	TBR2	See Pin 26-TBR1.
			bits. When parity is inhibited this output is low.	28	1	TBR3	See Pin 26-TBR1.
14	0	FE	A high level on FRAMING ERROR indicates the	29	·	TBR4	See Pin 26-TBR1.
			first stop bit was invalid.	30		TBR5	See Pin 26-TBR1.
15	0	OE	A high level on OVERRUN ERROR indicates the data received flag was not cleared before the last	31		TBR6	See Pin 26-TBR1.
			character was transferred to the receiver buffer	32		TBR7	See Pin 26-TBR1.
			register.	33		TBR8	See Pin 26-TBR1.
16	Т	SFD	A high level on STATUS FLAGS DISABLE forces	33		CRL	
17	I	RRC	the outputs PE, FE, OE, DR, TBRE to a high im- pedance state. The Receiver register clock is 16X the receiver	34	1	UKL	A high level on CONTROL REGISTER LOAD loads the control register with the control word. Th control word is latched on the falling edge of CRI CRL may be tied high.
18	I	DRR	data rate. A low level on DATA RECEIVED RESET clears	35	I	PI	A high level on PARITY INHIBIT inhibits parity ge eration, parity checking and forces PE output low
			the data received output DR to a low level.	36	I	SBS	A high level on STOP BIT SELECT selects 1.5
19	0	DR	A high level on DATA RECEIVED indicates a character has been received and transferred to the receiver buffer register.				stop bits for 5 character format and 2 stop bits for other lengths.
20	I	RRI	Serial data on RECEIVER REGISTER INPUT is clocked into the receiver register.	37	I	CLS2	These inputs program the CHARACTER LENGTH SELECTED (CLS1 low CLS2 low 5 bits (CLS1 high CLS2 low 6 bits) (CLS1 low CLS2
21	Т	MR	A high level on MASTER RESET clears PE, FE,				high 7 bits) (CLS1 high CLS2 high 8 bits.)
			OE and DR to a low level and sets the transmitter register empty (TRE) to a high level 18 clock cycles	38	I	CLS1	See Pin 37-CLS2.
			after MR falling edge. MR does not clear the receiver buffer register. This input must be pulsed at least	39	I	EPE	When PI is low, a high level on EVEN PARITY ENABLE generates and checks even parity. A lo level selects odd parity.
			once after power up. The HD-6402 must be master reset after power up. The reset pulse should meet $V_{IH}$ and $t_{MR}$ . Wait 18 clock cycles after the falling	40	I	TRC	The TRANSMITTER REGISTER CLOCK is 16) the transmit data rate.
			edge of MR before beginning operation.	† A	0.1µF	decouplin	g capacitor from the V <sub>CC</sub> pin to the GND is re
				0	mmeno	ded.	
			$\downarrow \uparrow \downarrow \downarrow \downarrow \downarrow \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow$	<b>†</b> †	<b>†</b> †	<u>+</u> + +	↓ ↓ I
			20 10 10 10 10 10 10 10 10 10 10 10 10 10	9 10	8 7	4 10 00	
			HD	-6402			4
			8 8 8 8 8 8 8 8 8 8 8 8 ↑ ↑ ↑ ↑ ↑ ↓ ↓ ↑	31 32	34 33	37 36	<u>33</u> 39

#### Transmitter Operation

The transmitter section accepts parallel data, formats the data and transmits the data in serial form on the Transmitter Register Output (TRO) terminal (See serial data format). Data is loaded from the inputs TBR1-TBR8 into the Transmitter Buffer Register by applying a logic low on the Transmitter Buffer Register Load (TBRL) input (A). Valid data must be present at least t<sub>set</sub> prior to and t<sub>hold</sub> following the rising edge of TBRL. If words less than 8 bits are used, only the least significant bits are transmitted. The character is right justified, so the least significant bit corresponds to TBR1 (B).

The rising edge of TBRL clears Transmitter Buffer Register Empty (TBRE). 0 to 1 Clock cycles later, data is transferred to the transmitter register, the Transmitter Register Empty (TRE) pin goes to a low state, TBRE is set high and serial data information is transmitted. The output data is clocked by Transmitter Register Clock (TRC) at a clock rate 16 times the data rate. A second low level pulse on TBRL loads data into the Transmitter Buffer Register (C). Data transfer to the transmitter register is delayed until transmission of the current data is complete (D). Data is automatically transferred to the transmitter register and transmission of that character begins one clock cycle later.






FIGURE 1. TRANSMITTER TIMING (NOT TO SCALE)

#### **Receiver Operation**

Data is received in serial form at the Receiver Register Input (RRI). When no data is being received, RRI must remain high. The data is clocked through the Receiver Register Clock (RRC). The clock rate is 16 times the data rate. A low level on Data Received Reset (DRR) clears the Data Receiver (DR) line (A). During the first stop bit data is transferred from the Receiver Register to the Receiver Buffer Register (RBR) (B). If the word is less than 8 bits, the unused most significant bits will be a logic low. The output

character is right justified to the least significant bit RBR1. A logic high on Overrun Error (OE) indicates overruns. An overrun occurs when DR has not been cleared before the present character was transferred to the RBR. One clock cycle later DR is reset to a logic high, and Framing Error (FE) is evaluated (C). A logic high on FE indicates an invalid stop bit was received, a framing error. A logic high on Parity Error (PE) indicates a parity error.





#### HD-6402

Absolute Maximum Ratings	Thermal Information		
Supply Voltage +8.0V   Input, Output or I/O Voltage Applied. GND -0.5V to V <sub>CC</sub> +0.5V   Storage Temperature Range -65°C to +150°C   Junction Temperature +175°C   Lead Temperature (Soldering 10s) +300°C   ESD Classification Class 1   Typical Derating Factor 1mA/MHz Increase in ICCOP	Thermal Resistance (Typical) CERDIP Package PDIP Package Gate Count	50°C/W	θ <sub>JC</sub> 12 <sup>o</sup> C/W N/A 1643 Gates
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may call of the device at these or any other conditions above those indicated in the opera		ress only ratin	ng and operation

#### **Operating Conditions**

HD-6402R-9, HD6402B-9.....-40°C to +85°C

#### DC Electrical Specifications $V_{CC}$ = 5.0V ± 10%, T<sub>A</sub> = -40°C to +85°C (HD-6402R-9, HD-6402B-9)

		LIMITS			
SYMBOL	PARAMETER	MIN	MAX	UNITS	CONDITIONS
V <sub>IH</sub>	Logical "1" Input Voltage	2.0	-	V	V <sub>CC</sub> = 5.5V
V <sub>IL</sub>	Logical "0" Input Voltage	-	0.8	V	$V_{CC} = 4.5V$
II	Input Leakage Current	-1.0	1.0	μΑ	$V_{IN} = GND \text{ or } V_{CC}, V_{CC} = 5.5V$
V <sub>OH</sub>	Logical "1" Output Voltage	3.0 V <sub>CC</sub> -0.4	-	V	I <sub>OH</sub> = -2.5mA, V <sub>CC</sub> = 4.5V I <sub>OH</sub> = -100μA
V <sub>OL</sub>	Logical "0" Output Voltage	-	0.4	V	I <sub>OL</sub> = +2.5mA, V <sub>CC</sub> = 4.5V
Ι <sub>Ο</sub>	Output Leakage Current	-1.0	1.0	μΑ	$V_{O} = GND \text{ or } V_{CC}, V_{CC} = 5.5V$
ICCSB	Standby Supply Current	-	100	μA	$V_{IN} = GND \text{ or } V_{CC}; V_{CC} = 5.5V,$ Output Open
ICCOP	Operating Supply Current (See Note)	-	2.0	mA	$V_{CC} = 5.5V$ , Clock Freq. = 2MHz, $V_{IN} = V_{CC}$ or GND, Outputs Open


NOTE: Guaranteed, but not 100% tested

#### Capacitance T<sub>A</sub> = +25<sup>o</sup>C

			LIMIT	
PARAMETER	SYMBOL	CONDITIONS	TYPICAL	UNITS
Input Capacitance	CIN	Freq. = 1MHz, all measurements are referenced to de- vice GND	25	pF
Output Capacitance	COUT		25	pF

#### AC Electrical Specifications $~V_{CC}$ = 5.0V $\pm$ 10%, $T_{A}$ = -40 $^{o}C$ to +85 $^{o}C$ (HD-6402R-9, HD6402B-9)

	LIMITS HD-6402R		LIMITS HD-6402B			
PARAMETER	MIN	МАХ	MIN	MAX	UNITS	CONDITIONS
Clock Frequency	D.C.	2.0	D.C.	8.0	MHz	$C_L = 50 pF$
Pulse Widths, CRL, DRR, TBRL	150	-	75	-	ns	See Switching Waveform
Pulse Width MR	150	-	150	-	ns	
Input Data Setup Time	50	-	20	-	ns	
Input Data Hold Time	60	-	20	-	ns	
Output Enable Time	-	160	-	35	ns	
	Clock Frequency Pulse Widths, CRL, DRR, TBRL Pulse Width MR Input Data Setup Time Input Data Hold Time	PARAMETERMINClock FrequencyD.C.Pulse Widths, CRL, DRR, TBRL150Pulse Width MR150Input Data Setup Time50Input Data Hold Time60	PARAMETERMINMAXClock FrequencyD.C.2.0Pulse Widths, CRL, DRR, TBRL150-Pulse Width MR150-Input Data Setup Time50-Input Data Hold Time60-	PARAMETERMINMAXMINClock FrequencyD.C.2.0D.C.Pulse Widths, CRL, DRR, TBRL150-75Pulse Width MR150-150Input Data Setup Time50-20Input Data Hold Time60-20	PARAMETERMINMAXMINMAXClock FrequencyD.C.2.0D.C.8.0Pulse Widths, CRL, DRR, TBRL150-75-Pulse Width MR150-150-Input Data Setup Time50-20-Input Data Hold Time60-20-	PARAMETERMINMAXMINMAXUNITSClock FrequencyD.C.2.0D.C.8.0MHzPulse Widths, CRL, DRR, TBRL150-75-nsPulse Width MR150-150-nsInput Data Setup Time50-20-nsInput Data Hold Time60-20-ns



For information regarding Intersil Corporation and its products, see web site http://www.intersil.com