64 MBit Synchronous DRAM

- High Performance:

	-8	-8B	-10	Units
$fCK_{max.}$	125	100	100	MHz
tCK3	8	10	10	ns
tAC3	6	6	7	ns
tCK2	10	12	15	ns
tAC2	6	7	8	ns

- Fully Synchronous to Positive Clock Edge
- 0 to 70 °C operating temperature
- Four Banks controlled by BA0 & BA1
- Programmable $\overline{CAS}$ Latency: 2 & 3
- Programmable Wrap Sequence: Sequential or Interleave
- Programmable Burst Length: 1, 2, 4, 8
- full page (optional) for sequential wrap around

- Multiple Burst Read with Single Write Operation
- Automatic and Controlled Precharge Command
- Data Mask for Read / Write control (x4, x8)
- Data Mask for byte control (x16)
- Auto Refresh (CBR) and Self Refresh
- Suspend Mode and Power Down Mode
- 4096 refresh cycles / 64 ms
- Random Column Address every CLK (1-N Rule)
- Single 3.3V +/- 0.3V Power Supply
- LVTTL Interface version
- Plastic Packages:
  P-TSOPII-54 400mil width (x4, x8, x16)
- -8   version for PC100 2-2-2 applications
  -8B version for PC100 3-2-3 applications

The HYB39S64400/800/160AT are four bank Synchronous DRAM's organized as 4 banks x 4MBit x4, 4 banks x 2MBit x8 and 4 banks x 1Mbit x16 respectively. These synchronous devices achieve high speed data transfer rates by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock. The chip is fabricated with SIEMENS' advanced quarter micron 64MBit DRAM process technology.

The device is designed to comply with all JEDEC standards set for synchronous DRAM products, both electrically and mechanically. All of the control, address, data input and output circuits are synchronized with the positive edge of an externally supplied clock.

Operating the four memory banks in an interleave fashion allows random access operation to occur at higher rate than is possible with standard DRAMs. A sequential and gapless data rate is possible depending on burst length, $\overline{CAS}$ latency and speed grade of the device.

Auto Refresh (CBR) and Self Refresh operation are supported. These devices operates with a single 3.3V +/- 0.3V power supply and are available in TSOPII packages.

The -8 version of this product is best suited for use on a 100 Mhz bus for both CAS latencies 2 & 3.

Ordering Information

Type	Ordering Code	Package	Description
LVTTL-version:			
HYB 39S64400AT-8		P-TSOP-54-2 (400mil)	4B x 4M x 4 SDRAM PC100-222
HYB 39S64400AT-8B		P-TSOP-54-2 (400mil)	4B x 4M x 4 SDRAM PC100-323
HYB 39S64400AT-10		P-TSOP-54-2 (400mil)	4B x 4M x 4 SDRAM PC66-222
HYB 39S64800AT-8		P-TSOP-54-2 (400mil)	4B x 2M x 8 SDRAM PC100-222
HYB 39S64800AT-8B		P-TSOP-54-2 (400mil)	4B x 2M x 8 SDRAM PC100-323
HYB 39S64800AT-10		P-TSOP-54-2 (400mil)	4B x 2M x 8 SDRAM PC66-222
HYB 39S64160AT-8		P-TSOP-54-2 (400mil)	4B x 1M x 16 SDRAM PC100-222
HYB 39S64160AT-8B		P-TSOP-54-2 (400mil)	4B x 1M x 16 SDRAM PC100-323
HYB 39S64160AT-10		P-TSOP-54-2 (400mil)	4B x 1M x 16 SDRAM PC66-222
HYB 39S64xxx0ATL-8/-10		P-TSOP-54-2 (400mil)	Low Power (L-versions)

Pin Description and Pinouts:

CLK	Clock Input	**DQ**	Data Input /Output
CKE	Clock Enable	**DQM, LDQM, UDQM**	Data Mask
$\overline{\text{CS}}$	Chip Select	**Vdd**	Power (+3.3V)
$\overline{\text{RAS}}$	Row Address Strobe	**Vss**	Ground
$\overline{\text{CAS}}$	Column Address Strobe	**Vddq**	Power for DQ's (+ 3.3V)
$\overline{\text{WE}}$	Write Enable	**Vssq**	Ground for DQ's
A0-A11	Address Inputs	**NC**	not connected
BA0, BA1	Bank Select		

4M x 16

8M x 8

16M x 4

|							
VDD	VDD	VDD	1	54	VSS	VSS	VSS
DQ0	DQ0	NC	2	53	NC	DQ7	DQ15
VDDQ	VDDQ	VDDQ	3	52	VSSQ	VSSQ	VSSQ
DQ1	NC	NC	4	51	NC	NC	DQ14
DQ2	DQ1	DQ0	5	50	DQ3	DQ6	DQ13
VSSQ	VSSQ	VSSQ	6	49	VDDQ	VDDQ	VDDQ
DQ3	NC	NC	7	48	NC	NC	DQ12
DQ4	DQ2	NC	8	47	NC	DQ5	DQ11
VDDQ	VDDQ	VDDQ	9	46	VSSQ	VSSQ	VSSQ
DQ5	NC	NC	10	45	NC	NC	DQ10
DQ6	DQ3	DQ1	11	44	DQ2	DQ4	DQ9
VSSQ	VSSQ	VSSQ	12	43	VDDQ	VDDQ	VDDQ
DQ7	NC	NC	13	42	NC	NC	DQ8
VDD	VDD	VDD	14	41	VSS	VSS	VSS
LDQM	NC	NC	15	40	NC	NC	NC
WE	WE	WE	16	39	DQM	DQM	UDQM
CAS	CAS	CAS	17	38	CLK	CLK	CLK
RAS	RAS	RAS	18	37	CKE	CKE	CKE
CS	CS	CS	19	36	NC	NC	NC
BA0	BA0	BA0	20	35	A11	A11	A11
BA1	BA1	BA1	21	34	A9	A9	A9
A10	A10	A10	22	33	A8	A8	A8
A0	A0	A0	23	32	A7	A7	A7
A1	A1	A1	24	31	A6	A6	A6
A2	A2	A2	25	30	A5	A5	A5
A3	A3	A3	26	29	A4	A4	A4
VDD	VDD	VDD	27	28	VSS	VSS	VSS

**TSOPII-54 (10.16 mm x 22.22 mm, 0.8 mm pitch)**

Pinout for x4, x8 & x16 organised 64M-SDRAMs

Block Diagram for 4 bank x 4M x 4 SDRAM

Block Diagram for 4 banks x 2M x 8 SDRAM

Block Diagram for 4 banks x 1M x16 SDRAM

Signal Pin Description

| Pin	Type	Signal	Polarity	Function
CLK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CLK signal when high and deactivates the CLK signal when low, thereby initiates either the Power Down mode, Suspend mode, or the Self Refresh mode.
$\overline{CS}$	Input	Pulse	Active Low	$\overline{CS}$ enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
$\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, $\overline{CAS}$, $\overline{RAS}$, and $\overline{WE}$ define the command to be executed by the SDRAM.

A0 - A11	Input	Level	—	During a Bank Activate command cycle, A0-A11 defines the row address (RA0-RA11) when sampled at the rising clock edge. During a Read or Write command cycle, A0-An defines the column address (CA0-CAn) when sampled at the rising clock edge.CAn depends from the SDRAM organisation:
				
				    16M x 4 SDRAM CAn = CA9 (Page Length = 1024 bits)
				     8M x 8 SDRAM CAn = CA8 (Page Length = 512 bits)
				     4M x 16 SDRAM CAn = CA7 (Page Length = 256 bits)
				
				In addition to the column address, A10(=AP) is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If A10 is low, autoprecharge is disabled.
				
				During a Precharge command cycle, A10 (=AP) is used in conjunction with BA0 and BA1 to control which bank(s) to precharge. If A10 is high, all four banks will be precharged regardless of the state of BA0 and BA1. If A10 is low, then BA0 and BA1 are used to define which bank to precharge.

BA0,BA1	Input	Level	—	Bank Select (BS) Inputs. Selects which bank is to be active.
DQx	Input Output	Level	—	Data Input/Output pins operate in the same manner as on conventional DRAMs.
DQM LDQM UDQM	Input	Pulse	Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation if DQM is high. One DQM input it present in x4 and x8 SDRAMs, LDQM and UDQM controls the lower and upper bytes in x16 SDRAMs.
VDD,VSS	Supply			Power and ground for the input buffers and the core logic.
VDDQ VSSQ	Supply	—	—	Isolated power supply and ground for the output buffers to provide improved noise immunity.

Operation Definition

All of SDRAM operations are defined by states of control signals $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$, and DQM at the positive edge of the clock. The following list shows the truth table for the operation commands.

Operation	Device State	CKE n-1	CKE n	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DQM	A0-9, A11	A10	BS0 BS1
Row Activate (ACT)	Idle[3]	H	X	L	L	H	H	X	V	V	V
Read (READ)	Active[3]	H	X	L	H	L	H	X	V	L	V
Read w/ Autoprecharge (READA)	Active[3]	H	X	L	H	L	H	X	V	H	V
Write (WRITE)	Active[3]	H	X	L	H	L	L	X	V	L	V
Write w/ Autoprecharge (WRITEA)	Active[3]	H	X	L	H	L	L	X	V	H	V
Row Precharge (PRE)	Any	H	X	L	L	H	L	X	X	L	V
Precharge All (PREA)	Any	H	X	L	L	H	L	X	X	H	X
Mode Register Set (MRS)	Idle	H	X	L	L	L	L	X	V	V	V
No Operation (NOP)	Any	H	X	L	H	H	H	X	X	X	X
Device Deselect (INHBT)	Any	H	X	H	X	X	X	X	X	X	X
Auto Refresh (REFA)	Idle	H	H	L	L	L	H	X	X	X	X
Self Refresh Entry (REFS-EN)	Idle	H	L	L	L	L	H	X	X	X	X
Self Refresh Exit (REFS-EX)	Idle (Self Refr.)	L	H	H	X	X	X	X	X	X	X
				L	H	H	X				
Power Down Entry (PDN-EN)	Idle Active[5]	H	L	H	X	X	X	X	X	X	X
				L	H	H	X				
Power Down Exit (PDN-EX)	Any (Power Down)	L	H	H	X	X	X	X	X	X	X
				L	H	H	L				
Data Write/Output Enable	Active	H	X	X	X	X	X	L	X	X	X
Data Write/Output Disable	Active	H	X	X	X	X	X	H	X	X	X

Note:

1. V = Valid, x = Don't Care, L = Low Level, H = High Level

2. CKEn signal is input level when commands are provided, CKEn-1 signal is input level one clock before the commands are provided.

3. This is the state of the banks designated by BS0, BS1 signals.

4. Device state is Full Page Burst operation

5. Power Down Mode can not entry in the burst cycle. When this command assert in the burst mode cycle device is clock suspend mode.

Address Input for Mode Set (Mode Register Operation)

BA1	BA0	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	Address Bus (Ax)

Operation Mode	$\overline{CAS}$ Latency	BT	Burst Length	Mode Register (Mx)

Operation Mode

BA1	BA0	M11	M10	M9	M8	M7	Mode
0	0	0	0	0	0	0	burst read / burst write
0	0	0	0	1	0	0	burst read / single write

Burst Type

M3	Type
0	Sequential
1	Interleave

$\overline{CAS}$ Latency

M6	M5	M4	Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2
0	1	1	3
1	0	0	Reserved
1	0	1	
1	1	0	
1	1	1	

Burst Length

M2	M1	M0	Length	
			Sequential	Interleave
0	0	0	1	1
0	0	1	2	2
0	1	0	4	4
0	1	1	8	8
1	0	0	Reserved	Reserved
1	0	1		
1	1	0		
1	1	1	Full Page *)	

*) optional

Power On and Initialization

The default power on state of the mode register is supplier specific and may be undefined. The following power on and initialization sequence guarantees the device is preconditioned to each users specific needs. Like a conventional DRAM, the Synchronous DRAM must be powered up and initialized in a predefined manner.During power on, all VDD and VDDQ pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed VDD+0.3V on any of the input pins or VDD supplies. The CLK signal must be started at the same time. After power on, an initial pause of 200 μs is required followed by a precharge of both banks using the precharge command. To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required.These may be done before or after programming the Mode Register. Failure to follow these steps may lead to unpredictable start-up modes.

Programming the Mode Register

The Mode register designates the operation mode at the read or write cycle. This register is divided into 4 fields. A Burst Length Field to set the length of the burst, an Addressing Selection bit to program the column access sequence in a burst cycle (interleaved or sequential), a CAS **Latency** Field to set the access time at clock cycle and a Operation mode field to differentiate between normal operation (Burst read and burst Write) and a special Burst Read and Single Write mode. The mode set operation must be done before any activate command after the initial power up. Any content of the mode register can be altered by re-executing the mode set command. All banks must be in precharged state and CKE must be high at least one clock before the mode set operation. After the mode register is set, a Standby or NOP command is required. Low signals of $\overline{RAS}$, $\overline{CAS}$, and $\overline{WE}$ at the positive edge of the clock activate the mode set operation. Address input data at this timing defines parameters to be set as shown in the previous table.

Read and Write Operation

When $\overline{RAS}$ is low and both $\overline{CAS}$ and $\overline{WE}$ are high at the positive edge of the clock, a RAS cycle starts. According to address data, a word line of the selected bank is activated and all of sense amplifiers associated to the wordline are set. A CAS cycle is triggered by setting $\overline{RAS}$ high and $\overline{CAS}$ low at a clock timing after a necessary delay, t_{RCD}, from the RAS timing. $\overline{WE}$ is used to define either a read ($\overline{WE}$ = H) or a write ($\overline{WE}$ = L) at this stage.

SDRAM provides a wide variety of fast access modes. In a single CAS cycle, serial data read or write operations are allowed at up to a 143 MHz data rate. The numbers of serial data bits are the burst length programmed at the mode set operation, i.e., one of 1, 2, 4, 8 and full page, where full page is an optional feature in this device. Column addresses are segmented by the burst length and serial data accesses are done within this boundary. The first column address to be accessed is supplied at the CAS timing and the subsequent addresses are generated automatically by the programmed burst length and its sequence. For example, in a burst length of 8 with interleave sequence, if the first address is '2', then the rest of the burst sequence is 3, 0, 1, 6, 7, 4, and 5.

Full page burst operation is only possible using the sequential burst type and page length is a function of the I/O organisation and column addressing. Full page burst operation do not self terminate once the burst length has been reached. In other words, unlike burst length of 2, 3 or 8, full page burst continues until it is terminated using another command.

Similar to the page mode of conventional DRAM's, burst read or write accesses on any column address are possible once the RAS cycle latches the sense amplifiers. The maximum tRAS or the refresh interval time limits the number of random column accesses. A new burst access can be done even before the previous burst ends. The interrupt operation at every clock cycle is supported. When the previous burst is interrupted, the remaining addresses are overridden by the new address with the full burst length. An interrupt which accompanies an operation change from a read to a write is possible by exploiting DQM to avoid bus contention.

When two or more banks are activated sequentially, interleaved bank read or write operations are possible. With the programmed burst length, alternate access and precharge operations on two or more banks can realize fast serial data access modes among many different pages. Once two or more banks are activated, column to column interleave operation can be done between different pages.

Burst Length and Sequence:

Burst Length	Starting Address (A2 A1 A0)	Sequential Burst Addressing (decimal)	Interleave Burst Addressing (decimal)
2	xx0	0, 1	0, 1
	xx1	1, 0	1, 0
4	x00	0, 1, 2, 3	0, 1, 2, 3
	x01	1, 2, 3, 0	1, 0, 3, 2
	x10	2, 3, 0, 1	2, 3, 0, 1
	x11	3, 0, 1, 2	3, 2, 1, 0
8	000	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7
	001	1 2 3 4 5 6 7 0	1 0 3 2 5 4 7 6
	010	2 3 4 5 6 7 0 1	2 3 0 1 6 7 4 5
	011	3 4 5 6 7 0 1 2	3 2 1 0 7 6 5 4
	100	4 5 6 7 0 1 2 3	4 5 6 7 0 1 2 3
	101	5 6 7 0 1 2 3 4	5 4 7 6 1 0 3 2
	110	6 7 0 1 2 3 4 5	6 7 4 5 2 3 0 1
	111	7 0 1 2 3 4 5 6	7 6 5 4 3 2 1 0
Full Page (optional)	nnn	Cn, Cn+1, Cn+2,.....	not supported

Refresh Mode

SDRAM has two refresh modes, Auto Refresh and Self Refresh. Auto Refresh is similar to the $\overline{CAS}$-before-$\overline{RAS}$ refresh of conventional DRAMs. All of banks must be precharged before applying any refresh mode. An on-chip address counter increments the word and the bank addresses and no bank information is required for both refresh modes.

The chip enters the Auto Refresh mode, when $\overline{RAS}$ and $\overline{CAS}$ are held low and CKE and $\overline{WE}$ are held high at a clock timing. The mode restores word line after the refresh and no external precharge command is necessary. A minimum tRC time is required between two automatic refreshes in a burst refresh mode. The same rule applies to any access command after the automatic refresh operation.

The chip has an on-chip timer and the Self Refresh mode is available. It enters the mode when $\overline{RAS}$, $\overline{CAS}$, and CKE are low and $\overline{WE}$ is high at a clock timing. All of external control signals including the clock are disabled. Returning CKE to high enables the clock and initiates the refresh exit operation. After the exit command, at least one tRC delay is required prior to any access command.

DQM Function

DQM has two functions for data I/O read and write operations. During reads, when it turns to „high" at a clock timing, data outputs are disabled and become high impedance after two clock delay (DQM Data Disable Latency t_{DQZ}). It also provides a data mask function for writes. When DQM is activated, the write operation at the next clock is prohibited (DQM Write Mask Latency t_{DQW} = zero clocks).

Suspend Mode

During normal access mode, CKE is held high enabling the clock. When CKE is low, it freezes the internal clock and extends data read and write operations. One clock delay is required for mode entry and exit (Clock Suspend Latency t_{CSL}).

Power Down

In order to reduce standby power consumption, a power down mode is available. All banks must be precharged and the necessary Precharge delay (trp) must occur before the SDRAM can enter the Power Down mode. Once the Power Down mode is initiated by holding CKE low, all of the receiver circuits except CLK and CKE are gated off. The Power Down mode does not perform any refresh operations, therefore the device can't remain in Power Down mode longer than the Refresh period (tref) of the device. Exit from this mode is performed by taking CKE „high". One clock delay is required for mode entry and exit.

Auto Precharge

Two methods are available to precharge SDRAMs. In an automatic precharge mode, the CAS timing accepts one extra address, CA10, to determine whether the chip restores or not after the operation. If CA10 is high when a Read Command is issued, the **Read with Auto-Precharge** function is initiated. The SDRAM automatically enters the precharge operation one clock before the last data out for $\overline{CAS}$ latencies 2 and two clocks for $\overline{CAS}$ latencies 3. If CAS10 is high when a Write Command is issued, the **Write with Auto-Precharge** function is initiated. The SDRAM automatically enters the precharge operation a time delay equal to t_{WR} (Write recovery time) after the last data in.

Precharge Command

There is also a separate precharge command available. When $\overline{RAS}$ and $\overline{WE}$ are low and $\overline{CAS}$ is high at a clock timing, it triggers the precharge operation. Three address bits, BA0, BA1 and A10 are used to define banks as shown in the following list. The precharge command can be imposed one clock before the last data out for CAS latency = 2 and two clocks before the last data out for CAS latency = 3. Writes require a time delay twr from the last data out to apply the precharge command.

Bank Selection by Address Bits **:**

A10	BA0	BA1	
0	0	0	Bank 0
0	0	1	Bank 1
0	1	0	Bank 2
0	1	1	Bank 3
1	x	x	all Banks

Burst Termination

Once a burst read or write operation has been initiated, there are several methods in which to terminate the burst operation prematurely. These methods include using another Read or Write Command to interrupt an existing burst operation, use a Precharge Command to interrupt a burst cycle and close the active bank, or using the Burst Stop Command to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank. When interrupting a burst with another Read or Write Command care must be taken to avoid DQ contention. The Burst Stop Command, however, has the fewest restrictions making it the easiest method to use when terminating a burst operation before it has been completed. If a Burst Stop command is issued during a burst write operation, then any residual data from the burst write cycle will be ignored. Data that is presented on the DQ pins before the Burst Stop Command is registered will be written to the memory.

Absolute Maximum Ratings

Operating temperature range ....0 to + 70 °C

Storage temperature range...− 55 to + 150 °C

Input/output voltage ....− 0.3 to Vdd+0.3 V

Power supply voltage VDD / VDDQ...− 0.3 to + 4.6 V

Power Dissipation... ....1 W

Data out current (short circuit) .... 50 mA

Note: *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

Recommended Operation and Characteristics for LV-TTL versions:

T_A = 0 to 70 °C; V_{SS} = 0 V; V_{DD}, V_{DDQ} = 3.3 V $\pm$ 0.3 V

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Input high voltage	V_{IH}	2.0	Vdd+0.3	V	1, 2
Input low voltage	V_{IL}	− 0.3	0.8	V	1, 2
Output high voltage (I_{OUT} = − 4.0 mA)	V_{OH}	2.4	–	V	
Output low voltage (I_{OUT} = 4.0 mA)	V_{OL}	–	0.4	V	
Input leakage current, any input (0 V < V_{IN} < Vddq, all other inputs = 0 V)	$I_{I(L)}$	− 5	5	µA	
Output leakage current (DQ is disabled, 0 V < V_{OUT} < Vdd)	$I_{O(L)}$	− 5	5	µA	

Notes:

1. All voltages are referenced to VSS.
2. Vih may overshoot to Vdd + 2.0 V for pulse width of < 4ns with 3.3V. Vil may undershoot to
    -2.0 V for pulse width < 4.0 ns with 3.3V. Pulse width measured at 50% points with amplitude measured peak to DC reference.

Capacitance

T_A = 0 to 70 °C; V_{DD} = 3.3 V $\pm$ 0.3 V, f = 1 MHz

Parameter	Symbol	Values		Unit
		min.	max.	
Input capacitance (CLK)	C_{I1}	2.5	4.0	pF
Input capacitance (A0-A12, BA0,BA1,$\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$, $\overline{CS}$, CKE, DQM)	C_{I2}	2.5	5.0	pF
Input / Output capacitance (DQ)	C_{IO}	4.0	6.5	pF

Operating Currents (T_A = 0 to 70^{o}C, Vdd = 3.3V $\pm$ 0.3V

(Recommended Operating Conditions unless otherwise noted)

Parameter & Test Condition		Symb.	-8/-8B	-10		Note
			max.			
OPERATING CURRENT trc=trcmin., tck=tckmin. Ouputs open, Burst Length = 4, CL=3 All banks operated in random access, all banks operated in ping-pong manner to maximize gapless data access		ICC1 x4 x8 x16	 100 110 130	 70 75 90	 mA mA mA	3
PRECHARGE STANDBY CURRENT in Power Down Mode $\overline{CS}$ =VIH (min.), CKE<=Vil(max)	tck = min.	ICC2P	2	2	mA	3
	tck = Infinity	ICC2PS	1	1	mA	3
PRECHARGE STANDBY CURRENT in Non-Power Down Mode $\overline{CS}$ = VIH (min.), CKE>=Vih(min)	tck = min.	ICC2N	35	30	mA	3
	tck = Infinity	ICC2NS	5	5	mA	3
NO OPERATING CURRENT tck = min., $\overline{CS}$ = VIH(min), active state (max. 4 banks)	CKE>=VIH(min.)	ICC3N	45	40	mA	3
	CKE<=VIL(max.)	ICC3P	8	8	mA	3
BURST OPERATING CURRENT tck = min., Read command cycling		ICC4 x4 x8 x16	 60 70 100	 40 50 70	 mA mA mA	3,4
AUTO REFRESH CURRENT tck = min., Auto Refresh command cycling		ICC5	130	90	mA	3
SELF REFRESH CURRENT Self Refresh Mode, CKE=0.2V	standard version	ICC6	1	1	mA	3
	L-version		500	500	µA	3

Notes:

3. These parameters depend on the cycle rate. These values are measured at 100 MHz for -8
   and at 66 MHz for -10 parts. Input signals are changed once during tck, excepts for ICC6 and for standby
   currents when tck=infinity.
4. These parameters are measured with continuous data stream during read access and all DQ toggling. CL=3
   and BL=4 is assumed and the VDDQ current is excluded.

AC Characteristics 1)2)

T_A = 0 to 70 °C; V_{SS} = 0 V; Vdd = 3.3 V $\pm$ 0.3 V, t_T = 1 ns

Parameter	Symbol	Limit Values						Unit	
		-8		**-8B**		**-10**			
		min.	max.	min.	max.	min.	max.		

Clock and Clock Enable

Parameter	Symbol	min.	max.	min.	max.	min.	max.	Unit	
Clock Cycle Time									
$\overline{CAS}$ Latency = 3	t_{CK}	8	–	10	–	10	–	ns	
$\overline{CAS}$ Latency = 2		10	–	12	–	15	–	ns	
Clock Frequency									
$\overline{CAS}$ Latency = 3	t_{CK}	–	125	–	100	–	100	MHz	
$\overline{CAS}$ Latency = 2		–	100	–	83	–	66	MHz	
Access Time from Clock									
$\overline{CAS}$ Latency = 3	t_{AC}	–	6		6	–	7	ns	2, 3
$\overline{CAS}$ Latency = 2		–	6		7	–	8	ns	
Clock High Pulse Width	t_{CH}	3	–	3	–	3	–	ns	
Clock Low Pulse Width	t_{CL}	3	–	3	–	3	–	ns	
Transition time	t_T	0.5	10	0.5	10	0.5	10	ns	

Setup and Hold Times

Parameter	Symbol	min.	max.	min.	max.	min.	max.	Unit	
Input Setup Time	t_{IS}	2	–	2	–	2.5	–	ns	4
Input Hold Time	t_{IH}	1	–	1	–	1	–	ns	4
CKE Setup Time	t_{CKS}	2	–	2	–	2.5	–	ns	4
CKE Hold Time	t_{CKH}	1	–	1	–	1	–	ns	4
Mode Register Set-up time	t_{RSC}	16	–	20	–	20	–	ns	
Power Down Mode Entry Time	t_{SB}	0	8	0	10	0	10	ns	

Common Parameters

Parameter	Symbol	min.	max.	min.	max.	min.	max.	Unit	
Row to Column Delay Time	t_{RCD}	20	–	20	–	30	–	ns	5
Row Precharge Time	t_{RP}	20	–	30	–	30	–	ns	5
Row Active Time	t_{RAS}	50	100k	60	100k	60	100k	ns	5
Row Cycle Time	t_{RC}	70	–	80	–	90	–	ns	5
Activate(a) to Activate(b) Command period	t_{RRD}	16	–	20	–	20	–	ns	5
$\overline{CAS}$(a) to $\overline{CAS}$(b) Command period	t_{CCD}	1	–	1	–	1	–	CLK	

Parameter	Symbol	Limit Values						Unit	
		-8		**-8B**		**-10**			
		min.	max.	min.	max.	min.	max.		
Refresh Cycle									
Refresh Period (4096 cycles)	t_{REF}	–	64	–	64	–	64	ms	
Self Refresh Exit Time	t_{SREX}	10	–	10	–	10	–	ns	
Read Cycle									
Data Out Hold Time	t_{OH}	3	–	3	–	3	–	ns	2
Data Out to Low Impedance Time	t_{LZ}	0	–	0	–	0	–	ns	
Data Out to High Impedance Time	t_{HZ}	3	8	3	10	3	10	ns	
DQM Data Out Disable Latency	t_{DQZ}	–	2	–	2	–	2	CLK	
Write Cycle									
Data Input to Precharge (write recovery)	t_{WR}	2	–	2	–	2	–	CLK	
DQM Write Mask Latency	t_{DQW}	0	–	0	–	0	–	CLK	

Notes for AC Parameters:

1. For proper power-up see the operation section of this data sheet.
2. AC timing tests for LV-TTL versions have V_{il} = 0.4 V and V_{ih} = 2.4 V with the timing referenced to the 1.5 V crossover point. The transition time is measured between V_{ih} and V_{il}. All AC measurements assume t_T=1ns with the AC output load circuit shown in fig.1. Specified tac and toh parameters are measured with a 50 pF only, without any resistive termination and with a input signal of 1V / ns edge rate between 0.8V and 2.0 V..


fig.1

3. If clock rising time is longer than 1 ns, a time (t_T/2 - 0.5) ns has to be added to this parameter.
4. If tT is longer than 1 ns, a time (t_T -1) ns has to be added to this parameter.
5. These parameter account for the number of clock cycle and depend on the operating frequency of the clock, as follows:
    the number of clock cycle = specified value of timing period (counted in fractions as a whole number)
    Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high. Self Refresh Exit is not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command is registered.

Package Outlines

Plastic Package P-TSOPII-54 (400mil, 0.8mm lead pitch)
Thin small outline package, SMD

0.15 max.

1 ± 0.05

1.2 max.

10.16 ± 0.13

0.15 +0.06 -0.03

5° max.

0.8

0.6 -0.2

11.76 ± 0.2

0.4 +0.05 -0.1

⌖ 0.2 Ⓜ 54x

⌒ 0.1

54   28

1   27

22.38 -0.25   1)

Index Marking

1) Does not include plastic or metal protrusion of 0.15 max. per side

TSOPII-54 (400 mil)
TSOP54-2.DRW

Timing Diagrams

Timing Diagrams (cont'd)

1. Bank Activate Command Cycle

($\overline{CAS}$ latency = 3)

2. Burst Read Operation

(Burst Length = 4, $\overline{CAS}$ latency = 2, 3)

3. Read Interrupted by a Read

(Burst Length = 4, $\overline{\text{CAS}}$ latency = 2, 3)

	T0	T1	T2	T3	T4	T5	T6	T7	T8
CLK									
COMMAND	READ A	READ B	NOP	NOP	NOP	NOP	NOP	NOP	NOP
$\overline{\text{CAS}}$ latency = 2 t_{CK2}, DQ's			DOUT A_0	DOUT B_0	DOUT B_1	DOUT B_2	DOUT B_3		
$\overline{\text{CAS}}$ latency = 3 t_{CK3}, DQ's				DOUT A_0	DOUT B_0	DOUT B_1	DOUT B_2	DOUT B_3	

4.1 Read to Write Interval

(Burst Length = 4, $\overline{\text{CAS}}$ latency = 3)

	T0	T1	T2	T3	T4	T5	T6	T7	T8
CLK									
DQM							t_{DQW}		
COMMAND	NOP	READ A	NOP	NOP	NOP	NOP	WRITE B	NOP	NOP
DQ's				DOUT A_0			DIN B_0	DIN B_1	DIN B_2

Minimum delay between the Read and Write Commands = 4+1 = 5 cycles

t_{DQZ}

Must be Hi-Z before the Write Command

☐ : "H" or "L"

SIEMENS

4 2. Minimum Read to Write Interval

(Burst Length = 4, $\overline{\text{CAS}}$ latency = 2)

☐ : "H" or "L"

4. 3. Non-Minimum Read to Write Interval

(Burst Length = 4, $\overline{\text{CAS}}$ latency = 2, 3

☐ : "H" or "L"

SIEMENS

5. Burst Write Operation

(Burst Length = 4, $\overline{CAS}$ latency = 2, 3)

	T0	T1	T2	T3	T4	T5	T6	T7	T8

CLK

COMMAND: NOP | WRITE A | NOP | NOP | NOP | NOP | NOP | NOP | NOP

DQ's: DIN A$_0$ | DIN A$_1$ | DIN A$_2$ | DIN A$_3$ | don't care

The first data element and the Write
are registered on the same clock edge.

Extra data is ignored after
termination of a Burst.

6.1 Write Interrupted by a Write

(Burst Length = 4, $\overline{CAS}$ latency = 2, 3)

	T0	T1	T2	T3	T4	T5	T6	T7	T8

CLK

COMMAND: NOP | WRITE A | WRITE B | NOP | NOP | NOP | NOP | NOP | NOP

1 Clk Interval

DQ's: DIN A$_0$ | DIN B$_0$ | DIN B$_1$ | DIN B$_2$ | DIN B$_3$

6.2 Write Interrupted by a Read

(Burst Length = 4, $\overline{CAS}$ latency = 2, 3

	T0	T1	T2	T3	T4	T5	T6	T7	T8

CLK

COMMAND: NOP, WRITE A, READ B, NOP, NOP, NOP, NOP, NOP, NOP

$\overline{CAS}$ latency = 2
$t_{CK2,}$ DQ's: DIN A_0, don't care, DOUT B_0, DOUT B_1, DOUT B_2, DOUT B_3

$\overline{CAS}$ latency = 3
$t_{CK3,}$ DQ's: DIN A_0, don't care, don't care, DOUT B_0, DOUT B_1, DOUT B_2, DOUT B_3

Input data for the Write is ignored.

Input data must be removed from the DQ's at least one clock cycle before the Read data appears on the outputs to avoid data contention.

7.1 Burst Write with Auto-Precharge

Burst Length = 2, $\overline{CAS}$ latency = 2, 3)

	T0	T1	T2	T3	T4	T5	T6	T7	T8

CLK

COMMAND: BANK A ACTIVE, NOP, NOP, WRITE A Auto-Precharge, NOP, NOP, NOP, NOP, NOP

t_{WR} t_{RP}

DQ's: DIN A_0, DIN A_1

*

Begin Autoprecharge

Bank can be reactivated after trp

SIEMENS

7.2 Burst Read with Auto-Precharge

(Burst Length = 4, $\overline{CAS}$ latency = 2, 3)

$*$ Begin Autoprecharge

Bank can be reactivated after trp

8.1 Termination of a Full Page Burst Read Operation

($\overline{CAS}$ latency = 2, 3)

	T0	T1	T2	T3	T4	T5	T6	T7	T8

CLK

COMMAND: READ A | NOP | NOP | NOP | Burst Stop | NOP | NOP | NOP | NOP

$\overline{CAS}$ latency = 2
t_{CK2}, DQ's: DOUT A_0 | DOUT A_1 | DOUT A_2 | DOUT A_3

$\overline{CAS}$ latency = 3
t_{CK3}, DQ's: DOUT A_0 | DOUT A_1 | DOUT A_2 | DOUT A_3

The burst ends after a delay equal to the $\overline{CAS}$ latency.

8.2 Termination of a Full Page Burst Write Operation

(CAS Latency = 2, 3)

	T0	T1	T2	T3	T4	T5	T6	T7	T8

CLK

COMMAND: NOP | WRITE A | NOP | NOP | Burst Stop | NOP | NOP | NOP | NOP

$\overline{CAS}$ latency = 2,3,4
DQ's: DIN A_0 | DIN A_1 | DIN A_2 | don't care

Input data for the Write is masked.

9.1 AC Parameters for Write Timing

Burst Length = 4, $\overline{CAS}$ Latency = 2

SIEMENS

HYB39S64400/800/160AT(L)
64MBit Synchronous DRAM

Timeline: T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22

Signals: CLK, CKE, $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$, BS, AP, Addr, DQM, DQ

Timing parameters: t_{CH}, t_{CL}, t_{CK2}, t_{CKS}, t_{CS}, t_{CH}, t_{CKH}, t_{AH}, t_{AS}, t_{RCD}, t_{RC}, t_{DS}, t_{DH}, t_{WR}, t_{RP}, t_{RRD}

Begin Auto Precharge Bank A
Begin Auto Precharge Bank B

AP labels: RAx, RBx, RAy, RAz, RBy

Addr labels: RAx, CAx, RBx, CBx, RAy, RAy, RAz, RBy

DQ: Hi-Z, Ax0, Ax1, Ax2, Ax3, Bx0, Bx1, Bx2, Bx3, Ay0, Ay1, Ay2, Ay3

Command labels:
- Activate Command Bank A
- Write with Auto Precharge Command Bank A
- Activate Command Bank B
- Write with Auto Precharge Command Bank B
- Activate Command Bank A
- Write Command Bank A
- Precharge Command Bank A
- Activate Command Bank A
- Activate Command Bank B

9.2 AC Parameters for Read Timing

10. Mode Register Set

Precharge Command All Banks

Mode Register Set Command

Any Command

t_{RSC}

Address Key

CLK, CKE, $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$, BS0,BS1, A10,A11, A0-A9

T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22

11. Power on Sequence and Auto Refresh (CBR)

Signals shown in the timing diagram: CLK, CKE, $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$, BS, AP, Addr, DQM, DQ

CKE: High level is required

Minimum of 8 Refresh Cycles are required

2 Clock min.

t_{RP}

t_{RC}

Address Key

Hi-Z

Precharge Command All Banks

1st Auto Refresh Command

8th Auto Refresh Command

Mode Register Set Command

Any Command

Inputs must be stable for 200µs

12.1 Clock Suspension During Burst Read (Using CKE)

Burst Length = 4, $\overline{CAS}$ Latency = 2

Signal	
CLK	
CKE	t_{CK2}
$\overline{CS}$	
$\overline{RAS}$	
$\overline{CAS}$	
$\overline{WE}$	
BS	
AP	RAx
Addr	RAx, CAx
DQM	t_{CSL}
DQ	Ax0, Ax1, Ax2, Ax3, t_{HZ}

Activate Command Bank A

Read Command Bank A

Clock Suspend 1 Cycle

Clock Suspend 2 Cycles

Clock Suspend 3 Cycles

12.2 Clock Suspension During Burst Read (Using CKE)

Burst Length = 4, $\overline{CAS}$ Latency = 3

SIEMENS

T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22

CLK

CKE t_{CK3}

$\overline{CS}$

$\overline{RAS}$

$\overline{CAS}$

$\overline{WE}$

BS

AP — RAx

Addr — RAx — CAx

DQM — t_{CSL} — t_{CSL} — t_{CSL}

DQ — Hi-Z — Ax0 — Ax1 — Ax2 — Ax3 — t_{HZ}

Activate Command Bank A

Read Command Bank A

Clock Suspend 1 Cycle

Clock Suspend 2 Cycles

Clock Suspend 3 Cycles

12.3 Clock Suspension During Burst Write (Using CKE)

Burst Length = 4, $\overline{CAS}$ Latency = 2

12.4 Clock Suspension During Burst Write (Using CKE)

Burst Length = 4, $\overline{CAS}$ Latency = 3

| T0 | T1 | T2 | T3 | T4 | T5 | T6 | T7 | T8 | T9 | T10 | T11 | T12 | T13 | T14 | T15 | T16 | T17 | T18 | T19 | T20 | T21 | T22 |

CLK

CKE — t_{CK3}

$\overline{CS}$

$\overline{RAS}$

$\overline{CAS}$

$\overline{WE}$

BS

AP — RAx

Addr — RAx — CAx

DQM

DQ — Hi-Z — DAx0 — DAx1 — DAx2 — DAx3

Activate Command Bank A

Write Command Bank A

Clock Suspend 1 Cycle

Clock Suspend 2 Cycles

Clock Suspend 3 Cycles

13. Power Down Mode and Clock Suspend

Burst Length = 4, $\overline{CAS}$ Latency = 2

| Signal labels: CLK, CKE, $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$, BS, AP, Addr, DQM, DQ |

Timing markers: t_{CK2}, t_{CKS}, t_{CKS}, t_{HZ}

DQ: Hi-Z, Ax0, Ax1, Ax2, Ax3

Annotations:
- Activate Command Bank A
- Clock Suspend Mode Entry
- ACTIVE STANDBY
- Clock Suspend Mode Exit
- Read Command Bank A
- Clock Mask Start
- Clock Mask End
- Precharge Command Bank A
- Power Down Mode Entry
- PRECHARGE STANDBY
- Power Down Mode Exit
- Any Command

AP: RAx
Addr: RAx, CAx

SIEMENS

HYB39S64400/800/160AT(L)
64MBit Synchronous DRAM

14. Self Refresh (Entry and Exit)

CLK

CKE

$\overline{CS}$

$\overline{RAS}$

$\overline{CAS}$

$\overline{WE}$

BS

AP

Addr

DQM

DQ

T0 T1 T2 T3 T4 T5 T T T T T T T T T T T T T T T T T T T

t_{CKS}

t_{CKS}

t_{SREX}

t_{RC}

Hi-Z

All Banks
must be idle

Self Refresh
Entry

Begin Self Refresh
Exit Command

Any
Command

Self Refresh Exit
Command issued

Self Refresh
Exit

15. Auto Refresh (CBR)

16.1 Random Column Read (Page within same Bank)

Burst Length = 4, $\overline{\text{CAS}}$ Latency = 2

T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22

CLK

t_{CK2}

CKE

$\overline{\text{CS}}$

$\overline{\text{RAS}}$

$\overline{\text{CAS}}$

$\overline{\text{WE}}$

BS

AP — RAw — RAz

Addr — RAw — CAw — CAx — CAy — RAz — CAz

DQM

DQ — Hi-Z — Aw0 Aw1 Aw2 Aw3 Ax0 Ax1 Ay0 Ay1 Ay2 Ay3 — Az0 Az1 Az2 Az3

Activate Command Bank A
Read Command Bank A
Read Command Bank A
Read Command Bank A
Precharge Command Bank A
Activate Command Bank A
Read Command Bank A

16.2 Random Column Read (Page within same Bank)

Burst Length = 4, $\overline{CAS}$ Latency = 3

SIEMENS

| T0 | T1 | T2 | T3 | T4 | T5 | T6 | T7 | T8 | T9 | T10 | T11 | T12 | T13 | T14 | T15 | T16 | T17 | T18 | T19 | T20 | T21 | T22 |

CLK

t_{CK3}

CKE

$\overline{CS}$

$\overline{RAS}$

$\overline{CAS}$

$\overline{WE}$

BS

AP — RAw — RAz

Addr — RAw — CAw — CAx — CAy — RAz — CAz

DQM

DQ — Hi-Z — Aw0 Aw1 Aw2 Aw3 Ax0 Ax1 Ay0 Ay1 Ay2 Ay3

Activate Command Bank A

Read Command Bank A

Read Command Bank A

Read Command Bank A

Precharge Command Bank A

Activate Command Bank A

Read Command Bank A

17.1 Random Column Write (Page within same Bank)

17.2 Random Column Write (Page within same Bank)

Burst Length = 4, $\overline{CAS}$ Latency = 3

Activate Command Bank B	
Write Command Bank B	
Write Command Bank B	
Write Command Bank B	
Precharge Command Bank B	
Activate Command Bank B	
Write Command Bank B	

18.1 Random Row Read (Interleaving Banks) with Precharge

Burst Length = 8, $\overline{CAS}$ Latency = 2

18.2 Random Row Read (Interleaving Banks) with Precharge

Burst Length = 8, $\overline{\text{CAS}}$ Latency = 3

| | T0 | T1 | T2 | T3 | T4 | T5 | T6 | T7 | T8 | T9 | T10 | T11 | T12 | T13 | T14 | T15 | T16 | T17 | T18 | T19 | T20 | T21 | T22 |

CLK

t_{CK3}

CKE — High

$\overline{\text{CS}}$

$\overline{\text{RAS}}$

$\overline{\text{CAS}}$

$\overline{\text{WE}}$

BS

AP — RBx, RAx, RBy

Addr — RBx, CBx, RAx, CAx, RBy, CBy

DQM — t_{RCD}, t_{AC3}, t_{RP}

DQ — Hi-Z — Bx0, Bx1, Bx2, Bx3, Bx4, Bx5, Bx6, Bx7, Ax0, Ax1, Ax2, Ax3, Ax4, Ax5, Ax6, Ax7, By0

Activate Command Bank B
Read Command Bank B
Activate Command Bank A
Read Command Bank A
Precharge Command Bank B
Activate Command Bank B
Read Command Bank B
Precharge Command Bank A

19.1 Random Row Write (Interleaving Banks) with Precharge

Burst Length = 8, $\overline{CAS}$ Latency = 2

19.2 Random Row Write (Interleaving Banks) with Precharge

Burst Length = 8, $\overline{CAS}$ Latency = 3

20.1 Full Page Read Cycle

Burst Length = Full Page, $\overline{CAS}$ Latency = 2

Activate Command Bank A

Read Command Bank A

Activate Command Bank B

The burst counter wraps from the highest order page address back to zero during this time interval.

Read Command Bank B

Full Page burst operation does not terminate when the burst length is satisfied; the burst counter increments and continues bursting beginning with the starting address.

Burst Stop Command

Precharge Command Bank B

Activate Command Bank B

20.2 Full Page Read Cycle

Burst Length = Full Page, $\overline{CAS}$ Latency = 3

The burst counter wraps from the highest order page address back to zero during this time interval.

Full Page burst operation does not terminate when the length is satisfied; the burst counter increments and continues bursting beginning with the starting address.

Burst Stop Command

Activate Command Bank A

Read Command Bank A

Activate Command Bank B

Read Command Bank B

Precharge Command Bank B

Activate Command Bank B

SIEMENS

21.1 Full Page Write Cycle

Burst Length = Full Page, $\overline{CAS}$ Latency = 2

The burst counter wraps from the highest order page address back to zero during this time interval.

Full Page burst operation does not terminate when the burst length is satisfied; the burst counter increments and continues bursting beginning with the starting address.

Data is ignored.

Burst Stop Command

21.2 Full Page Write Cycle

Burst Length = Full Page, $\overline{\text{CAS}}$ Latency = 3

T0 T1 T2 T3 T4 T5 T6 T T T T T T T T T T T T T T T T T

CLK

t_{CK3}

CKE   High

$\overline{\text{CS}}$

$\overline{\text{RAS}}$

$\overline{\text{CAS}}$

$\overline{\text{WE}}$

BS

AP   RAx   RBx   RBy

Addr   RAx   CAx   RBx   CBx   RBy

DQM

DQ   Hi-Z   DAx DAx+1 DAx+2 DAx+ DAx-1 DAx DAx+1 DBx DBx+1 DBx+2 DBx+3 DBx+4 DBx+5

Data is ignored.

Activate Command Bank A

Write Command Bank A

Activate Command Bank B

The burst counter wraps from the highest order page address back to zero during this time interval.

Full Page burst operation does not terminate when the length is satisfied; the burst counter increments and continues bursting beginning with the starting address.

Write Command Bank B

Burst Stop Command

Precharge Command Bank B

Activate Command Bank B

22.1 Precharge Termination of a Burst

Burst Length = 8 or Full Page, CAS Latency = 2

| T0 | T1 | T2 | T3 | T4 | T5 | T6 | T7 | T8 | T9 | T10 | T11 | T12 | T13 | T14 | T15 | T16 | T17 | T18 | T19 | T20 | T21 | T22 |

CLK

t_{CK2}

CKE — High

$\overline{CS}$

$\overline{RAS}$

$\overline{CAS}$

$\overline{WE}$

BS

AP — RAx, RAy, RAz

Addr — RAx, CAx, RAy, CAy, RAz, CAz

DQM — t_{RP}, t_{RP}, t_{RP}

DQ — Hi-Z, DAx0, DAx1, DAx2, DAx3, Ay0, Ay1, Ay2, Az0, Az1, Az2

Activate Command Bank A

Write Command Bank A

Precharge Command Bank A

Activate Command Bank A

Read Command Bank A

Precharge Command Bank A

Activate Command Bank A

Read Command Bank A

Precharge Command Bank A

Precharge Termination of a Write Burst. Write data is masked.

Precharge Termination of a Read Burst.

SIEMENS

HYB39S64400/800/160AT(L)
64MBit Synchronous DRAM

Change List:

Rev. 10.98	ICC6 for L-version changed from 400 µA to 500 µA