

April 1988 Revised August 1999

74F350

4-Bit Shifter with 3-STATE Outputs

General Description

The 74F350 is a specialized multiplexer that accepts a 4-bit word and shifts it 0, 1, 2 or 3 places, as determined by two Select (S $_0$, S $_1$) inputs. For expansion to longer words, three linking inputs are provided for lower-order bits; thus two packages can shift an 8-bit word, four packages a 16-bit word, etc. Shifting by more than three places is accomplished by paralleling the 3-STATE outputs of different packages and using the Output Enable (\overline{OE}) inputs as a third Select level. With appropriate interconnections, the 74F350 can perform zero-backfill, sign-extend or endaround (barrel) shift functions.

Features


- Linking inputs for word expansion
- 3-STATE outputs for extending shift range

Ordering Code:

Order Number	Package Number	Package Description			
74F350SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow			
74F350SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
74F350PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide			


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



3 ا 1 ا 10 ا ا 1 2 ا 3 ا

Connection Diagram



Truth Table

Inputs			Outputs				
OE	S ₁	S_0	00	01	02	03	
Н	Χ	Χ	Z	Z	Z	Z	
L	L	L	I ₀	I_1	I_2	I_3	
L	L	Н	I_{-1}	I_0	I_1	I_2	
L	Н	L	I_{-2}	I_{-1}	I_0	I_1	
L	Н	Н	I_3	I_{-2}	I_{-1}	I_0	

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance

© 1999 Fairchild Semiconductor Corporation

DS009518

www.fairchildsemi.com

Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}	
Pin Names	Description	HIGH/LOW		
S ₀ , S ₁	Select Inputs	1.0/2.0	20 μA/–1.2 mA	
I_3-I3	Data Inputs	1.0/2.0	20 μA/–1.2 mA	
ŌĒ	Output Enable Input (Active LOW)	1.0/2.0	20 μA/–1.2 mA	
O ₀ -O ₃	3-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)	

Functional Description

The 74F350 is operationally equivalent to a 4-input multiplexer with the inputs connected so that the select code causes successive one-bit shifts of the data word. This internal connection makes it possible to perform shifts of 0, 1, 2 or 3 places on words of any length.


A 4-bit data word is introduced at the I_n inputs and is shifted according to the code applied to the select inputs $S_0,\ S_1.$ Outputs $O_0{=}O_3$ are 3-STATE, controlled by an active LOW output enable (OE). When \overline{OE} is LOW, data outputs will follow selected data inputs; when HIGH, the data outputs will be forced to the high impedance state. This feature allows shifters to be cascaded on the same output lines or to a common bus. The shift function can be

logical, with zeros pulled in at either or both ends of the shifting field; arithmetic, where the sign bit is repeated during a shift down; or end around, where the data word forms a continuous loop.


Logic Equations

$$\begin{split} O_0 &= \overline{S}_0 \overline{S}_1 I_0 + S_0 \overline{S}_1 I_{-1} + \overline{S}_0 S_1 I_{-2} + S_0 S_1 I_{-3} \\ O_1 &= \overline{S}_0 \overline{S}_1 I_1 + S_0 \overline{S}_1 I_0 + \overline{S}_0 S_1 I_{-1} + S_0 S_1 I_{-2} \\ O_2 &= \overline{S}_0 \overline{S}_1 I_2 + S_0 \overline{S}_1 I_1 + \overline{S}_0 S_1 I_0 + S_0 S_1 I_{-1} \\ O_3 &= \overline{S}_0 \overline{S}_1 I_3 + S_0 \overline{S}_1 I_2 + \overline{S}_0 S_1 I_1 + S_0 S_1 I_0 \end{split}$$


Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.







Function Table

S ₁	S ₀	Scale
L	L÷8	1/8
L	H÷4	1/4
Н	L÷2	1/2
Н	H No Change	1

Absolute Maximum Ratings(Note 1)

Storage Temperature -65°C to +150°C -55°C to +125°C Ambient Temperature under Bias

Junction Temperature under Bias $-55^{\circ}C$ to $+150^{\circ}C$ V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V

Input Voltage (Note 2) -0.5V to +7.0VInput Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

Standard Output -0.5V to V_{CC}

3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol			Min Ty 2.0	Тур Мах	Units	v _{cc}	Conditions	
V _{IH}						V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	$I_{OH} = -1 \text{ mA}$
	Voltage	10% V _{CC}	2.4					$I_{OH} = -3 \text{ mA}$
		5% V _{CC}	2.7					$I_{OH} = -1 \text{ mA}$
		10% V _{CC}	2.7					$I_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	10% V _{CC}			0.5	V	Min	I _{OL} = 24 mA
I _{IH}	Input HIGH Current				5.0	μА	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current				7.0		Max	V 7.0V
	Breakdown Test				7.0	μА	iviax	V _{IN} = 7.0V
I _{CEX}	Output HIGH				50	^	Max	V _{OUT} = V _{CC}
	Leakage Current				50	μА	iviax	
V _{ID}	Input Leakage Test		4.75			٧	0.0	$I_{ID} = 1.9 \mu A$
								All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current				3.75		0.0	V _{IOD} = 150 mV
					3.73	μА		All Other Pins Grounded
I _{IL}	Input LOW Current				-1.2	mA	Max	$V_{IN} = 0.5V$
l _{OZH}	Output Leakage Current				50	μΑ	Max	V _{OUT} = 2.7V
I _{OZL}	Output Leakage Current				-50	μΑ	Max	V _{OUT} = 0.5V
los	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V
I _{ZZ}	Bus Drainage Test				500	μΑ	0.0V	V _{OUT} = 5.25V
Іссн	Power Supply Current			34	42	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current			40	57	mA	Max	$V_O = LOW$
I _{CCZ}	Power Supply Current			40	57	mA	Max	V _O = HIGH Z

t_{PZH}

 t_{PZL}

t_{PHZ}

AC Electrical Characteristics

Output Enable Time

Output Disable Time

$\textbf{T}_{\textbf{A}} = +25^{\circ}\textbf{C}$ $T_A = 0$ °C to +70°C $\textbf{V}_{\textbf{CC}} = +\textbf{5.0V}$ $\textbf{V}_{\textbf{CC}} = + \textbf{5.0V}$ Symbol Units Parameter $C_L = 50 \ pF$ $C_L = 50 \text{ pF}$ Min Тур Max Min Max t_{PLH} Propagation Delay 3.0 4.5 6.0 3.0 7.0 ns I_n to O_n 2.5 2.5 6.5 4.0 5.5 t_{PHL} Propagation Delay 4.0 7.8 10.0 4.0 13.5 t_{PLH} ns S_n to O_n 3.0 8.5 3.0 t_{PHL}

2.5

4.0

2.0

2.0

5.0

7.0

3.9

4.0

7.0

9.0

5.5

5.5

2.5

4.0

2.0

2.0


8.0

10.0


6.5

7.5

ns



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

www.fairchildsemi.com