FAIRCHILD

SEMICONDUCTOR

October 1992 Revised March 1999

74VHC74 **Dual D-Type Flip-Flop with Preset and Clear**

General Description

The VHC74 is an advanced high speed CMOS Dual D-Type Flip-Flop fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The signal level applied to the D input is transferred to the Q output during the positive going transi-tion of the CK pulse. CLR and PR are independent of the CK and are accomplished by setting the appropriate input LOW.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

■ High Speed: $f_{MAX} = 170 \text{ MHz}$ (typ) at $T_A = 25^{\circ}\text{C}$

- High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (min)
- Power down protection is provided on all inputs
- Low power dissipation: $I_{CC} = 2 \mu A \text{ (max) at } T_A = 25^{\circ}C$
- Pin and function compatible with 74HC74


Connection Diagram

Ordering Code:

Order Number	Package Number	Package Description
74VHC74M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
74VHC74SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC74MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC74N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Pin Descriptions

Pin Names	Description
D ₁ , D ₂	Data Inputs
D ₁ , D ₂ CK ₁ , CK ₂	Clock Pulse Inputs
$\overline{\text{CLR}}_1, \overline{\text{CLR}}_2$	Direct Clear Inputs
$\overline{PR}_1, \overline{PR}_2$	Direct Preset Inputs
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Output

4 CLR₁ V_{CC} 13 $\overline{\text{CLR}}_2$ D₁ CK1 D1 12 СК₁ PR CLR D_2 11 Q Q, СK₂ PR₁ 10 Q1 PR₂ 9 \overline{Q}_1 D2 CK2 Q₂ CLR₂ PR 8 GND \overline{Q}_2

Q., Q.,

Truth Table

	Inp	uts		Out	Function	
CLR	PR	D	СК	Q	Q	Function
L	Н	Х	Х	L	Н	Clear
н	L	Х	Х	н	L	Preset
L	L	Х	Х	H (Note 1)	H (Note 1)	
н	Н	L	~	L	Н	
н	Н	н	~	н	L	
н	Н	Х	~	Q _n	Q _n	No Change
				nonstable; that is		ist when pre-

© 1999 Fairchild Semiconductor Corporation DS011505.prf

www.fairchildsemi.com

Absolute Maximum Ratings(Note 2)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Voltage (V _{IN})	-0.5V to +7.0V
DC Output Voltage (V _{OUT})	–0.5V to V_{CC} + 0.5V
Input Diode Current (I _{IK})	–20 mA
Output Diode Current (I _{OK})	±20 mA
DC Output Current (I _{OUT})	±25 mA
DC V _{CC} /GND Current (I _{CC})	±50 mA
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (T _L)	
Soldering (10 seconds)	260°C

Recommended Operating Conditions (Note 3)

Supply Voltage (V _{CC})	2.0V to 5.5V
Input Voltage (V _{IN})	0V to +5.5V
Output Voltage (V _{OUT})	0V to V_{CC}
Operating Temperature (T _{OPR})	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time (t_r, t_f)	
$V_{CC}=3.3V\pm0.3V$	0 ~ 100 ns/V
$V_{CC}=5.0V\pm0.5V$	0 ~ 20 ns/V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading varaibles. Fairchild does not recommend operation outside databook specifications.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} $T_A = 25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
Symbol	Farameter	(V)	Min Typ		Max	Min Max		Units	COI	unions
V _{IH}	HIGH Level Input	2.0	1.50			1.50		V		
	Voltage	3.0 - 5.5	0.7 V _{CC}			0.7 V _{CC}		v		
V _{IL}	LOW Level Input	2.0			0.50		0.50	V		
	Voltage	3.0 - 5.5			0.3 V _{CC}		0.3 V _{CC}	v		
V _{OH}	HIGH Level Output	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -50 \ \mu A$
	Voltage	3.0	2.9	3.0		2.9		V	or V _{IL}	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		v		$I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level Output	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	$I_{OL} = 50 \ \mu A$
	Voltage	3.0		0.0	0.1		0.1	V	or V _{IL}	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		$I_{OL} = 4 \text{ mA}$
		4.5			0.36		0.44	v		$I_{OL} = 8 \text{ mA}$
I _{IN}	Input Leakage Current	0 - 5.5			±0.1		±1.0	μA	$V_{IN} = 5.5V$	or GND
I _{CC}	Quiescent Supply Current	5.5			2.0		20.0	μA	$V_{IN} = V_{CC}$	or GND

www.fairchildsemi.com

Symbol	Parameter	V _{CC} (V)	T _A = 25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions
Symbol			Min	Тур	Max	Min	Max	Onits	Conditions
f _{MAX}	Maximum Clock	$\textbf{3.3}\pm\textbf{0.3}$	80	125		70		MHz	$C_L = 15 \text{ pF}$
	Frequency		50	75		45			$C_L = 50 \text{ pF}$
		5.0 ± 0.5	130	170		110		MHz	$C_L = 15 \text{ pF}$
			90	115		75			$C_L = 50 \text{ pF}$
t _{PLH}	Propagation Delay	$\textbf{3.3}\pm\textbf{0.3}$		6.7	11.9	1.0	14.0		$C_L = 15 \text{ pF}$
t _{PHL}	Time (CK-Q, Q)			9.2	15.4	1.0	17.5	ns	$C_L = 50 \text{ pF}$
		5.0 ± 0.5		4.6	7.3	1.0	8.5	ns	$C_L = 15 \text{ pF}$
				6.1	9.3	1.0	10.5	115	$C_L = 50 \text{ pF}$
t _{PLH}	Propagation Delay Time	3.3 ± 0.3		7.6	12.3	1.0	14.5		C _L = 15 pF
t _{PHL}	(CLR, PR -Q, Q)			10.1	15.8	1.0	18.0	ns	$C_L = 50 \text{ pF}$
		5.0 ± 0.5		4.8	7.7	1.0	9.0		$C_L = 15 \text{ pF}$
				6.3	9.7	1.0	11.0	ns	$C_L = 50 \text{ pF}$
CIN	Input Capacitance			4	10	1	10	pF	V _{CC} = Open
C _{PD}	Power Dissipation			25				pF	(Note 4)
	Capacitance								

Note 4: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I_{CC} (opr.) = $C_{PD} * V_{CC} * f_{IN} + I_{CC}/2$ (per F/F).


AC Operating Requirements


Symbol		V _{CC}	$T_A = 25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	
	Parameter	(V) (Note 5)	Тур	Guara	inteed Minimum	Units
t _W (L)	Minimum Pulse Width (CK)	3.3		6.0	7.0	ns
t _W (H)		5.0		5.0	5.0	115
t _W (L)	Minimum Pulse Width (CLR, PR)	3.3		6.0	7.0	ns
		5.0		5.0	5.0	115
t _S	Minimum Setup Time	3.3		6.0	7.0	ns
		5.0		5.0	5.0	115
t _H	Minimum Hold Time	3.3		0.5	0.5	ns
		5.0		0.5	0.5	115
t _{REC}	Minimum Recovery Time (CLR, PR)	3.3		5.0	5.0	20
		5.0		3.0	3.0	ns


Note 5: V_{CC} is $3.3\pm0.3V$ or $5.0\pm0.5V$

www.fairchildsemi.com

3







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.