FAIRCHILD

SEMICONDUCTOR

74VHC08 Quad 2-Input AND Gate

General Description

The VHC08 is an advanced high speed CMOS 2 Input AND Gate fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 4 stages including buffer output, which provide high noise immunity and stable output. An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This cir-

cuit prevents device destruction due to mismatched supply and input voltages.

November 1992

Revised March 1999

Features


- High Speed: $t_{PD} = 4.3$ ns (typ) at $T_A = 25^{\circ}C$
- $\blacksquare \text{ High noise immunity: } V_{NIH} = V_{NIL} = 28\% V_{CC} \text{ (min)}$
- Power down protection is provided on all inputs
- **I** Low power dissipation: $I_{CC} = 2 \ \mu A$ (Max) @ $T_A = 25^{\circ}C$
- Low noise: V_{OLP} = 0.8V (max)
- Pin and function compatible with 74HC08

Ordering Code:


Order Number	Package Number	Package Description
74VHC08M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
74VHC08SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC08MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC08N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
A _n , B _n	Inputs
O _n	Outputs

Truth Table

Α	В	0
L	L	L
L	Н	L
Н	L	L
Н	Н	Н

© 1999 Fairchild Semiconductor Corporation DS011514.prf

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Voltage (V _{IN})	-0.5V to +7.0V
DC Output Voltage (V _{OUT})	$-0.5V$ to $V_{CC} + 0.5V$
Input Diode Current (I _{IK})	–20 mA
Output Diode Current (I _{OK})	±20 mA
DC Output Current (I _{OUT})	±25 mA
DC V _{CC} /GND Current (I _{CC})	±50 mA
Storage Temperature (T _{STG})	-65°C to +150°C
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 2)

2.0V to +5.5V
0V to +5.5V
0V to V _{CC}
$-40^{\circ}C$ to $+85^{\circ}C$
0 ns/V ~ 100 ns/V
0 ns/V ~ 20 ns/V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	$T_A = 25^{\circ}C$			$T_{A}=-40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	
Symbol	Farameter	(V)	Min	Тур	Max	Min	Max	Units	CO	luitions
V _{IH}	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 - 5.5	0.7 V _{CC}			0.7 V _{CC}		v		
V _{IL}	LOW Level	2.0			0.50		0.50	V		
	Input Voltage	3.0 - 5.5			0.3 V _{CC}		0.3 V _{CC}	v		
V _{OH}	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN}=V_{IH}$	$I_{OH} = -50 \ \mu A$
	Output Voltage	3.0	2.9	3.0		2.9		V	or V _{IL}	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		v		$I_{OH} = -8 \text{ mA}$
V _{OL}	Low Level	2.0		0.0	0.1		0.1		$V_{IN}=V_{IH}$	$I_{OL} = 50 \ \mu A$
	Output Voltage	3.0		0.0	0.1		0.1	V	or V _{IL}	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		$I_{OL} = 4 \text{ mA}$
		4.5			0.36		0.44	v		$I_{OL} = 8 \text{ mA}$
I _{IN}	Input Leakage Current	0 - 5.5			±0.1		±1.0	μA	V _{IN} = 5.5\	or GND
I _{CC}	Quiescent Supply Current	5.5			2.0		20.0	μΑ	$V_{IN} = V_{CC}$	or GND


Noise Characteristics


Symbol	Parameter	Vcc	T _A =	25°C	Units	Conditions	
Cymbol	i diditicici	(V)	Тур	Limits	onno	Conditions	
V _{OLP} (Note 3)	Quiet Output Maximum Dynamic V _{OL}	5.0	0.3	0.8	V	C _L = 50 pF	
V _{OLV} (Note 3)	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.3	-0.8	V	C _L = 50 pF	
V _{IHD} (Note 3)	Minimum HIGH Level Dynamic Input Voltage	5.0		3.5	V	C _L = 50 pF	
V _{ILD} (Note 3)	Maximum LOW Level Dynamic Input Voltage	5.0		1.5	V	C _L = 50 pF	


Note 3: Parameter guaranteed by design.

Symbol Parameter	V_{CC} $T_A = 25^{\circ}C$		$T_{A}=-40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions			
	Falanetei	(V)	Min	Тур	Max	Min	Max	Units	Conditions
t _{PHL}	Propagation Delay	3.3 ± 0.3		6.2	8.8	1.0	10.5	ns	$C_L = 15 \text{ pF}$
t _{PLH}				8.7	12.3	1.0	14.0	115	$C_L = 50 \text{ pF}$
		5.0 ± 0.5		4.3	5.9	1.0	7.0	ns	$C_L = 15 \text{ pF}$
				5.8	7.9	1.0	9.0	115	$C_L = 50 \text{ pF}$
CIN	Input Capacitance			4	10		10	pF	V _{CC} = Open
C _{PD}	Power Dissipation Capacitance			18				pF	(Note 4)

Note 4: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * $f_{IN} + I_{CC}/4$ (per gate).







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.