

MITSUBISHI LSIS

1024-BIT(64-WORD BY 16-BIT) ELECTRICALLY ALTERABLE ROM

DESCRIPTION

The M58655P is a serial input/output 1024 bit electrically erasable and reprogrammable ROM organized as 64 words of 16 bits, and fabricated using MNOS technology. Data and addresses are transferred serially via a one-bit bidirectional bus.

FEATURES


- Word-by-word electrically alterable
- Non-volatile data storage 10 years (min)
- Typical power supply voltages -30V, +5V
- Number of erase-write cycles 10⁵ times (min)
- Number of read access unrefreshed. . .109 times (min)
- 5V I/O interface


APPLICATION

Non-volatile channel memories for electronic tuning systems and field-reprogrammable read-only memory systems

FUNCTION

The address is designated by two consecutive one-of-eight coded digits. Seven modes—accept address, accept data, shift data output, erase, write, read, and standby—are all selected by a 3-bit code applied to C_1 , C_2 , and C_3 . Data is stored by internal negative writing pulses that selectively tunnel charges into the $SiO_2-Si_3N_4$ interface of the gate insulators of the MNOS memory transistors.







12-17

1024-BIT(64-WORD BY 16-BIT) ELECTRICALLY ALTERABLE ROM

PIN DESCRIPTION

Pin	Name	Functions
1/0	1/0	In the accept address and accept data modes, used for input. In the shift data output mode, used for output. In the standby read, erase and write modes, this pin is in a floating state.
V _M	Test	Used for testing purposes only. It should be left unconnected during normal operation
Vss	Chip substrate voltage	Normally connected to +5V.
V _G G	Power supply voltage	Normally connected to -30V
CLK	Clock input	Required for all operating modes, when $\overline{\text{CS}}$ is low.
C ₁ C ₃	Mode control input	Used to select the operation mode
V _{GND}	Ground voltage	Connected to ground (OV)
CS	Chip select	Used for chip selection in "L"

OPERATION MODES

C1	C2	Сз	Functions
н	н	н	Standby mode. The contents of the address registers and the data register remain unchanged. The output buffer is held in the floating state.
н	н	L	Not used
н	L	н	Erase mode. The word stored at the addressed location is erased. The data bits after erasing are all low level
н	L	L	Accept address mode. Data presented at the I/O pin is shifted into the address registers one bit with each clock pulse. The address is designated by two one-of-eight-coded digits. 64-word address is assigned in this mode.
L	Н	н	Read mode. The addressed word is read from the memory into the data register.
L	Н	L	Shift data output mode. The output driver is enabled and the contents of the data register are shifted to the 10 pin one bit with each clock pulse.
L	L	н	Write mode. The data contained in the data register is written into the location designated by the address registers
L	L	L	Accept data mode. The data register accepts serial data from the LO pin one bit with each clock pulse. The address registers remain unchanged.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{GG}	Supply voltage		0.3~-40	V
V ₁	Input voltage	With respect to VSS	0.3~-20	V
V ₀	Output voltage		0.3~-20	V
Tstg	Storage temperature		-40 ~ 125	τ
Topr	Operating temperature		-10-70	rc

RECOMMENDED OPERATING CONDITIONS (Ta = $-10 \sim 70 \, \text{C}$, unless otherwise noted)

Symbol	-		Limits			
	Parameter	Min	Nom	Max	Unit	
V _{GG} V _{SS}	Supply voltage	. 32.2	- 35	- 37 . 8		
V _{SS} -V _{GND}	Supply voltage	4.75	5	6	V	
VIH	High-level input voltage	V _{SS} - 1		V _{SS} → 0.3	٧	
VIL	Low-level input voltage	Vss-6.5	-	V SS-4.25	V	



12-18

1024-BIT(64-WORD BY 16-BIT) ELECTRICALLY ALTERABLE ROM

Symbol	Parameter			Limits		
		Test conditions	Min	Тур	Max	Unit
VIH	High-level input voltage		V _{SS} - 1		V _{SS} + 0.3	V
VIL	Low-level input voltage		V _{SS} -6.5		V SS-4.25	V
l _{IL}	Low-level input current CLK, C1, C2, C3, I/O	V _t - V _{SS} = -6.5V	-10		+ 10	μΑ
R ₁	Input pull-up resistance, CS			30		kΩ
lozL	Off-state output current, low-level voltage applied	$V_{0}-V_{SS}=-6.5V$	-10		+ 10	μА
VoH	High-level output voltage	I _{OH} = - 200 μ A	Vss - 1			V
VoL	Low-level output voltage	I _{OL} = 80 µA			VGND+0.5	٧
lgg	Supply current from VGG	$I_{O} = 0\mu A$		5.5	8.8	mΑ

Note 1: Typical values are at Ta = 25°C and V_{GG}-V_{SS} = -35V.

Symbol	Parameter	Test conditions		Unit		
			Min	Тур	Max	Onn
Τ _{L(φ)}	Negative clock pulse width		30			μS
T _{H(φ)}	Positive clock pulse width		33			μS
Τ _(φ)	Clock period				300	μS
t _w	Write time		16	20	24	ms
t _E	Erase time		16	20	24	ms
t _r , t _f	Risetime, fall time				1	μS
t _{su}	Control setup time before the fall of the clock pulse		1			μS
t _h	Control hold time after the rise of the clock pulse		0			μS
t _{ss}	Clock control setup time before the fall of CS		1			μS
t _{hs}	Clock control hold time after the rise of CS		1			μS

SWITCHING CHARACTERISTICS (Ta = - 10 ~ 70 °C, VGG = - 35V \pm 8 %, unless otherwise noted)

	Parameter	Alternative symbols	Test conditions	Limits			Unit
Symbol				Min	Тур	Max	Unit
ta(c)	Read access time	tpw	$C_L = 100 pF$ $V_{OH} = V_{SS} - 2V$ $V_{OL} = V_{GND} + 1.5V$			20	μs
	Unpowered nonvolatile data retention time	T _S .	$N_{EW} = 10^4$, $t_{W(E)} = 20 \text{ ms}$ $t_{W(E)} = 20 \text{ ms}$	10			Year
ts		Ts	$N_{EW} = 10^5$, $t_{W(W)} = 20 \text{ ms}$ $t_{W(E)} = 20 \text{ ms}$	1			
NEW	Number of erase/write cycles	Nw		10 ⁵			Times
NRA	Number pF read access unrefreshed	NRA		10 ⁹			Times
tdv	Data valid time	tpw				20	μS




12-19

TIMING DIAGRAM

Accept Address Mode (16 clocks)

 $\overline{\text{CS}}$: L




Note 2. The addresses from $A_{\alpha\alpha}$ to A_{77} are designated by two one-of-eight coded digits. The above figure shows designation of address A_{77}



12 -- 20


12-21

1024-BIT(64-WORD BY 16-BIT) ELECTRICALLY ALTERABLE ROM




Shift Data Output Mode (16 clocks)

 $\overline{\text{CS}}$: L




Timing of clock, C_1 , C_2 , C_3 , and data input



Note 3. $C_4 \sim C_3$ and accept data are interchnageable while the clock is set high.

Timing of clock, C₁, C₂, C₃, and data input






12 - 22


Operation flowchart

Rewriting flowchart



- Note 4: One or more clock are required for standby between modes. 5. Set $\overline{\text{CS}}$ to the low level after the lapse of t_{SS} and CLK has been set high and $C_1 \sim C_3$ have been set to the standby mode.
 - 6: Keep CLK to the high level and $C_1 \sim C_3$ to "standby" from the time when \overline{CS} is set high to the lapse

Read Flowchart






12-23

1024-BIT(64-WORD BY 16-BIT) ELECTRICALLY ALTERABLE ROM

Power-on/off Conditions

With power-on, V_{GG} is applied after V_{SS} has been applied. With power-off, V_{SS} is cut after V_{GG} has been cut. For power-on and off, hold \overline{CS} in V_{SS} or floating state. The recommended timing chart for power-on and off is as follows.





12-24