

### **T7503 Dual PCM Codec with Filters**

#### **Features**

- +5 V only
- Automatic powerdown mode
- Low-power, latch-up-free CMOS technology
- On-chip sample and hold, autozero, and precision voltage reference
- Differential architecture for high noise immunity and power supply rejection
- Automatic master clock frequency selection
- 2.048 MHz or 4.096 MHz fixed data rate
- Frame sync controlled channel swapping
- Differential analog I/O
- 300 Ω output drivers
- Operating temperature range: -40 °C to +85 °C
- μ-law companding

#### **Applications**

- Speakerphone
- Telephone answering device (TAD)
- POTS for ISDN

#### **Description**

The T7503 device is a single-chip, two-channel  $\mu$ -law PCM codec with filters. This integrated circuit provides analog-to-digital and digital-to-analog conversion. It provides the transmit and receive filtering necessary to interface a voice telephone circuit to a time-division multiplexed (TDM) system. The device features a differential transmit amplifier, and the power receive amplifier is capable of driving 600  $\Omega$  differentially. PCM timing is defined by a single frame sync pulse. This device operates in a delayed timing mode (digital data is valid one clock cycle after frame sync goes high). The T7503 is packaged in a 20-pin SOJ.

5-3609.b




Figure 1. Block Diagram

#### **Functional Description**

The T7503 has one frame sync (FS) input that determines transmit and receive data timing for both channels. The width of the FS pulse determines the order of the two channels on the PCM buses. If FS is nominally one MCLK period wide (see Figure 5), the data for channel 0 is first. If FS is nominally two or more MCLK periods wide (Figure 6), the data for channel 1 is first. During a single 125 µs frame, the frame sync input is supplied a single pulse.

The frequency of the master clock must be either 2.048 MHz or 4.096 MHz. Internal circuitry determines the master clock frequency during the powerup reset interval.

Powerdown is achieved by removing the FS pulse for at least 500 µs with MCLK active, after which MCLK may be removed. Both channels are powered down together. Powerdown is not guaranteed if MCLK is lost, unless the device is already in the powerdown mode.




Figure 2. Typical Analog Input Section

#### **Pin Information**




Figure 3. Pin Diagram

5-3788

5-3787

## Pin Information (continued)

**Table 1. Pin Descriptions** 

Symbol	Pin	Туре	Name/Function			
VFxIN1	17	I	Voice Frequency Transmitter Negative Input. Analog inverting input to the			
VFxIN0	4		uncommitted operational amplifier at the transmit filter input.			
VFxIP1	16	I	Voice Frequency Transmitter Positive Input. Analog noninverting input to the			
VFxIP0	5		uncommitted operational amplifier at the transmit filter input.			
GSx1	15	0	Gain Set for Transmitter. Output of the transmit uncommitted operational amplifi-			
GSx0	6		er. The pin is the input to the transmit differential filters.			
VFROP1	20	0	<b>Voice Frequency Receiver Positive Output.</b> This pin can drive $300 \Omega$ (or greater)			
VF <sub>R</sub> OP0	1		loads.			
VF <sub>R</sub> ON1 VF <sub>R</sub> ON0	19 2	0	<b>Voice Frequency Receiver Negative Output.</b> This pin can drive 300 $\Omega$ (or greater) loads.			
			,			
VDD	8	_	<b>+5 V Power Supply</b> . This pin should be bypassed to analog ground with at least 0.1 $\mu$ F of capacitance as close to the device as possible. VDD serves both analog and digital internal circuits.			
GNDA1	18	_	Analog Grounds. Both ground pins must be connected on the circuit board. AGND			
GNDA0	3		serves both analog and digital internal circuits.			
Dr	12	I	Receive PCM Data Input. The data on this pin is shifted into the device on the falling edges of MCLK. Sixteen consecutive bits of data (8 bits for channel 0, and 8 bits for channel 1) are entered after the FS pulse has been detected.			
Dx	11	0	<b>Transmit PCM Data Output.</b> This pin remains in the high-impedance state except during active transmit time slots. Sixteen consecutive bits of data (8 bits for channel 0 and 8 bits for channel 1) are shifted out on the rising edge of MCLK. Data is shifted out on the rising edge of MCLK.			
MCLK	9	I	<b>Master Clock Input</b> . The frequency must be 2.048 MHz or 4.096 MHz. This clock serves as the bit clock for all PCM data transfer. A 40% to 60% duty cycle is required.			
GNDD	10	_	Digital Ground. Ground connection for the digital circuitry.			
FS	13	l <sub>q</sub> *	<b>Frame Sync</b> . This signal is an edge trigger and must be high for a minimum of one MCLK cycle. This signal must be derived from MCLK. If FS is low for $500  \mu s$ while MCLK remains active, then the device fully powers down. An internal pull-down device is included on FS.			
VCM0 VCM1	7 14	0	Voltage Common Mode. 2.4 Vdc.			

<sup>\*</sup> I<sup>d</sup> indicates a pull-down device is included on this lead.

#### **Absolute Maximum Ratings**

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of this data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Min	Max	Unit
Storage Temperature Range	Tstg	<del>-</del> 55	150	°C
Power Supply Voltage	Vdd	_	6.5	V
Voltage on Any Pin with Respect to Ground	_	-0.5	0.5 + VDD	V
Maximum Power Dissipation (package limit)	Po		600	mW

#### **Handling Precautions**

Although protection circuitry has been designed into this device, proper precautions should be taken to avoid exposure to electrostatic discharge (ESD) during handling and mounting. Lucent Technologies Microelectronics Group employs a human-body model (HBM) and a charged-device model (CDM) for ESD-susceptibility testing and protection design evaluation. ESD voltage thresholds are dependent on the circuit parameters used to define the model. No industry-wide standard has been adopted for CDM. However, a standard HBM (resistance = 1500  $\Omega$ , capacitance = 100 pF) is widely used and therefore can be used for comparison purposes. The HBM ESD threshold presented here was obtained by using these circuit parameters:

HBM ESD Threshold Voltage						
Device	Rating					
T7503	>2000 V					

#### **Electrical Characteristics**

Specifications apply for TA = -40 °C to +85 °C, VDD = 5 V  $\pm$  5%, MCLK = either 2.048 MHz or 4.096 MHz, and GND = 0 V, unless otherwise noted.

#### dc Characteristics

**Table 2. Digital Interface** 

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Low Voltage	VIL	All digital inputs	_	_	0.8	V
Input High Voltage	Vih	All digital inputs	2.0	_	_	V
Output Low Voltage	Vol	Dx, IL = 3.2 mA	_	_	0.4	V
Output High Voltage	Voн	Dx, $I_L = -3.2 \text{ mA}$	2.4	_	_	V
		Dx, IL = -320 μA	3.5	_	_	V
Input Current Pins Without Pull-down	lı	Any digital input GND < VIN < VDD	-10	±0.01	10	μА
Input Current Pin with Pull-down	lı	Any digital input GND < VIN < VDD	2	10	150	μΑ
Output Current in High-impedance State	loz	Dx	-30	±0.02	30	μΑ
Input Capacitance	Cı	_	_	_	5	pF

### **Electrical Characteristics** (continued)

### dc Characteristics (continued)

#### **Table 3. Power Dissipation**

Power measurements are made at MCLK = 4.096 MHz, outputs unloaded.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Powerdown Current	Iddo	MCLK present and FS ≤ 0.4 V	_	0.1	1	mA
Powerup Current	Iddu	MCLK, FS pulse present	_	18	25	mA

#### **Transmission Characteristics**

**Table 4. Analog Interface** 

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Resistance, FSxI	Rvfxi	VFxI = 2.4 V	1.0	_	_	МΩ
Input Leakage Current, VFxI	<b>I</b> BVFXI	VFxI = 2.4 V	-2.4	±0.01	2.4	μΑ
Input Capacitance, VFxIN, VFxIP	_	_		_	10	pF
Input Offset Voltage of Uncommitted Op Amp, VFxIN – VFxIP	_	_	<del>-</del> 5	_	5	mV
Input Common-mode Voltage Range, VFxIN, VFxIP	_	_	1.2	_	VDD - 1.75	V
Input Common-mode Rejection Ratio, VFxIN, VFxIP	_	_	_	60	_	dB
Gain Bandwidth Product (10 kHz) of Uncommitted Op Amp	_	_	_	3000	_	kHz
Equivalent Input Noise Between VFxIN and VFxIP at GSx	_	_	_	-30	_	dBrnC
Output Voltage Range, GSx	_	_	0.5	_	VDD - 0.5	V
dc Open-loop Voltage Gain, GSx	Avol	_	90	_	_	dB
Differential Output dc Offset Voltage	_	_	-80	±10	80	mV
Load Capacitance, GSx	CLx1	_		_	50	pF
Load Resistance, GSx	RLx1	_	10	_	_	kΩ
VCM Output Voltage Referenced to GND	_	_	2.25	2.35	2.5	>
VCM Output Load Capacitance	_	_	0	_	50	pF
Load Resistance, VcM	RLvcm	_	10	_	_	kΩ
Load Resistance, VFRO	RLvfro	_	300	_	_	Ω
Load Capacitance, VFRO	CLvfro	_		_	100	pF
Output Resistance, VFRO	ROvfro	0 dBm0, 1020 Hz PCM code applied to DR		0.3	3	Ω
Output Voltage, VFRO	VOR	Alternating $\pm$ zero $\mu$ -law PCM code applied to DR	2.25	2.35	2.5	V
Output Leakage Current, VFRO, Powerdown	IOvfro	_	-30	±0.02	30	μΑ
Output Voltage Swing, VFRO	Vswr	RL = 300 Ω	3.2	_	_	Vp-p

#### ac Transmission Characteristics

Unless otherwise noted, the analog input is a 0 dBm0, 1020 Hz sine wave; the input amplifier is set for unity gain. The digital input is a PCM bit stream equivalent to that obtained by passing a 0 dBm0, 1020 Hz sine wave through an ideal encoder. The output level is  $\sin(x)/x$ -corrected.

**Table 5. Absolute Gain** 

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Encoder Milliwatt Response (transmit gain tolerance)	EmW	Signal input of 0.775 Vrms μ-law	-0.25	_	0.25	dBm0
Decoder Milliwatt Response (receive gain tolerance)	DmW	Measured single-ended relative to 0.775 Vrms $\mu$ -law, PCM input of 0 dBm0 1020 Hz RL = 10 kΩ	-0.25	_	0.25	dBm0

#### **Table 6. Gain Tracking**

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Transmit Gain Tracking Error Sinusoidal Input	GTx	+3 dBm0 to -37 dBm0 -37 dBm0 to -50 dBm0	-0.25 -0.50	_	0.25 0.50	dB dB
Receive Gain Tracking Error Sinusoidal Input	GTR	+3 dBm0 to -37 dBm0 -37 dBm0 to -50 dBm0	-0.25 -0.50	_	0.25 0.50	dB dB

#### **Table 7. Distortion**

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Transmit Signal to Distortion	SDx	$\mu$ -law +3 dBm0 $\leq$ VFxI $\leq$ -30 dBm0	36	_	_	dB
		μ-law –30 dBm0 ≤ VFxI ≤ –40 dBm0	30	_	_	dB
		μ-law –40 dBm0 ≤ VFxI ≤ –45 dBm0	25	_	_	dB
Receive Signal to Distortion	SDR	$\mu$ -law +3 dBm0 ≤ VFRO ≤ −30 dBm0	36	_	_	dB
		$\mu$ -law $-30 \text{ dBm}0 \le VF_RO \le -40 \text{ dBm}0$	30	_	_	dB
		$\mu$ -law $-40 \text{ dBm0} \le VF_RO \le -45 \text{ dBm0}$	25	_		dB
Single Frequency Distortion, Transmit	SFDx	200 Hz—3400 Hz, 0 dBm0 input, output any other single frequency ≤ 3400 Hz	_	_	-38	dBm0
Single Frequency Distortion, Receive	SFDR	200 Hz—3400 Hz, 0 dBm0 input, output any other single frequency ≤ 3400 Hz	_	_	-40	dBm0
Intermodulation Distortion	IMD	Transmit or receive, two frequencies in the range (300 Hz—3400 Hz) at –6 dBm0	_	_	-42	dBm0


### ac Transmission Characteristics (continued)

**Table 8. Envelope Delay Distortion** 

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Tx Delay, Absolute	Dxa	f = 1600 Hz	_		230	μs
Tx Delay, Relative to 1600 Hz	Dxr	f = 500 Hz—600 Hz	_	_	220	μs
		f = 600 Hz—800 Hz	_	_	145	μs
		f = 800 Hz—1000 Hz	_	_	75	μs
		f = 1000 Hz—1600 Hz	_	_	40	μs
		f = 1600 Hz—2600 Hz	_	_	75	μs
		f = 2600 Hz—2800 Hz	_	_	105	μs
		f = 2800 Hz—3000 Hz	_	_	155	μs
Rx Delay, Absolute	Dra	f = 1600 Hz	_		275	μs
Rx Delay, Relative to 1600 Hz	Drr	f = 500 Hz—1000 Hz	-40	_	_	μs
		f = 1000 Hz—1600 Hz	-30	_	_	μs
		f = 1600 Hz—2600 Hz	_	_	90	μs
		f = 2600 Hz—2800 Hz	_	_	125	μs
		f = 2800 Hz—3000 Hz	_	_	175	μs
Round Trip Delay, Absolute	Drta	With or between channels f = 1600 Hz	_	_	470	μs

#### **Overload Compression**

Figure 4 shows the region of operation for encoder signal levels above the reference input power (0 dBm0).



**Figure 4. Overload Compression** 

5-3586

### ac Transmission Characteristics (continued)

Table 9. Noise

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Transmit Noise	Nxc	_	_	13	18	dBrnC0
μ-Law		Input amplifier gain = 36 dB	_	16	19	dBrnC0
Receive Noise μ-Law	NRC	PCM code is alternating positive and negative zero.	_	6	13	dBrnC0
Noise, Single Frequency	Nrs	f = 0 kHz—100 kHz, VFxIN = 0 Vrms, measurement at VFrO, Dr = Dx			<del>-</del> 53	dBm0
Power Supply Rejection Transmit	PSRx	$V_{DD} = 5.0 \text{ Vdc} + 100 \text{ mVrms}$ : f = 0  kHz - 4  kHz f = 4  kHz - 50  kHz	36 30			dB dB
Power Supply Rejection Receive	PSRx	PCM code is positive one LSB.  VDD = 5.0 Vdc + 100 mVrms:  f = 0 kHz—4 kHz  f = 4 kHz—25 kHz  f = 25 kHz—50 kHz	36 40 30			dB dB dB
Spurious Out-of-Band Signals at VFRO Relative to Input	SOS	0 dBm0, 300 Hz—3400 Hz input PCM code applied: 4600 Hz—7600 Hz 7600 Hz—8400 Hz 8400 Hz—50 kHz	_		-30 -40 -30	dB dB dB

Table 10. Receive Gain Relative to Gain at 1.02 kHz

Frequency (Hz)	Min	Тур	Max	Unit
Below 3000	-0.150	±0.04	0.150	dB
3140	-0.570	±0.04	0.150	dB
3380	-0.735	-0.50	0.010	dB
3860	_	-10.70	-9.400	dB
4600 and above	_	_	-28	dB

Table 11. Transmit Gain Relative to Gain at 1.02 kHz

Frequency (Hz)	Min	Тур	Max	Unit
16.67	_	-50	-30	dB
40	_	-34	-26	dB
50	_	-36	-30	dB
60	_	-50	-30	dB
200	-1.800	-0.5	0	dB
300 to 3000	-0.150	±0.04	0.150	dB
3140	-0.570	±0.04	0.150	dB
3380	-0.735	-0.50	0.010	dB
3860	_	-10.70	-9.400	dB
4600 and above	_	_	-32	dB

#### ac Transmission Characteristics (continued)

Table 12. Interchannel Crosstalk (Between Channels) RF =  $\leq$ 400 k $\Omega^*$ 

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Transmit to Receive Crosstalk 0 dBm0 Transmit Levels	CTxx-ry	f = 300 Hz—3400 Hz idle PCM code for channel under test; 0 dBm0 into any other single-channel VFxIN			<del>-</del> 75	dB
Receive to Transmit Crosstalk 0 dBm0 Receive Levels	CTRX-XY	f = 300 Hz—3400 Hz VFxIN = 0 Vrms for channel under test; 0 dBm0 code level on any other single-channel DR	_		<del>-</del> 75	dB
Transmit to Trans- mit Crosstalk 0 dBm0 Transmit Levels	СТхх-хү	f = 300 Hz—3400 Hz 0 dBm0 applied to any single-channel VFxIN except channel under test, which has VFxIN = 0 Vrms	_		<del>-</del> 75	dB
Receive to Receive Crosstalk 0 dBm0 Receive Levels	CT <sub>RX-RY</sub>	f = 300 Hz—3400 Hz 0 dBm0 code level on any single-channel DR except channel under test which has idle code applied	_	_	<b>–</b> 75	dB

<sup>\*</sup> For Table 12, crosstalk into the transmit channels (VFxIN) can be significantly affected by parasitic capacitive feeds from GSx and VFRO outputs. PWB layouts should be arranged to keep these parasitics low. The resistor value of RF (from GSx to VFxIN) should also be kept as low as possible (while maintaining the load on GSx above 10 kΩ per Table 4) to minimize crosstalk.

Table 13. Intrachannel Crosstalk (Within Channels) RF =  $\leq$ 400 k $\Omega$ \*

Parameter	Symbol	Test Conditions		Тур	Max	Unit
Transmit to Receive Crosstalk 0 dBm0 Transmit Levels	CTxx-rx	f = 300 Hz—3400 Hz idle PCM code for channel under test; 0 dBm0 into VFxIN	_	_	<del>-</del> 65	dB
Receive to Transmit Crosstalk 0 dBm0 Receive Levels	CTRX-XX	f = 300 Hz—3400 Hz VFxIN = 0 Vrms for channel under test; 0 dBm0 code level on DR	_	_	<del>-</del> 65	dB

<sup>\*</sup> For Table 13, crosstalk into the transmit channels (VFxIN) can be significantly affected by parasitic capacitive feeds from GSx and VFrO outputs. PWB layouts should be arranged to keep these parasitics low. The resistor value of RF (from GSx to VFxIN) should also be kept as low as possible (while maintaining the load on GSx above 10 k $\Omega$  per Table 4) to minimize crosstalk.

### **Timing Characteristics**

Table 14. Clock Section (See Figures 5 and 6.)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
tMCHMCL1	Clock Pulse Width	_	97	_	_	ns
tCDC	Duty Cycle, MC	_	40	_	60	%
tMCH1MCH2 tMCL2MCL1	Clock Rise and Fall Time	_	0	_	15	ns

**Table 15. Transmit Section** (See Figures 5 and 6.)

Symbol	Parameter Test Conditions		Min	Тур	Max	Unit
tMCHDV	Data Enabled on TS Entry	0 < CLOAD < 100 pF	0	_	60	ns
tMCHDV1	Data Delay from MC 0 < CLOAD < 100 pF		0	_	60	ns
tMCHDZ*	Data Float on TS Exit	Float on TS Exit CLOAD = 0		_	100	ns
tFSHMCL	Frame-sync Hold Time	_	50	_	_	ns
tMCLFSH	Frame-sync High Setup	_	50	_		ns
tFSLMCL	Frame-sync Low Setup	_	50	_	1	ns

<sup>\*</sup> Timing parameter tMCHDZ is referenced to a high-impedance state.

**Table 16. Receive Section** (See Figures 5 and 6.)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
tDVMCL	Receive Data Setup	_	30			ns
tMCLDV	Receive Data Hold	_	15	_	_	ns

### Timing Characteristics (continued)




Figure 5. Short FS Transmit and Receive Timing (Channel 0 First)




Figure 6. Long FS Transmit and Receive Timing (Channel 1 First)

#### **Applications**

Figure 7 shows one possible analog connection. Fully differential structures used for the inputs minimize the noise gain from the internal  $2.4\,V$  bias voltage to the output of the single-ended transmitter op amp. The forward path gain is G, and by using resistors on the positive side that are a factor of 1/(2G+1) of those on the negative side, the microphone and transformer feeds are kept well balanced. Using this ratio, G can be as low as unity (0 dB) without exceeding the common-mode limit of the op amp.

Users have wide latitude when selecting between a balanced amplifier configuration or a single-ended configuration. Single-ended configurations usually need fewer external components (e.g.,  $R_{\text{IP}} = \infty$  and  $R_{\text{FP}} = 0$  in Figure 2) but have two disadvantages: one, dc blocking from the source is typically required; two, internally generated noise at the common-mode pin VCM0 or VCM1 is amplified by G. For G > 10 (20 dB), this noise gain can become the factor that could limit performance. Single-ended configurations can be used even with microphones and transformers ( $R_{\text{IP}} = 0$  in these cases), but parasitic issues become somewhat more complex; so single-ended configurations are only suggested for gains of four (12 dB) or less.





Figure 7. Typical T7503 Application

## **Outline Diagram**

Controlling dimensions are in inches.



Package Dimensions					
Package Description	Number of Pins (N)	Maximum Length (L)	Maximum Width Without Leads (B)	Maximum Width Including Leads (W)	Maximum Height Above Board (H)
SOJ (Small Outline, J-Lead)	20	12.95	7.62	8.81	3.18

# **Ordering Information**

Device Code	Device Code Package		Comcode	
T - 7503 EL	20-Pin SOJ	−40 °C to +85 °C	107648925	

### **Notes**

For additional information, contact your Microelectronics Group Account Manager or the following:

INTERNET: http://www.lucent.com/micro E-MAIL: docmaster@micro.lucent.com

Microelectronics Group, Lucent Technologies Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18103 1-800-372-2447, FAX 610-712-4106 (In CANADA: 1-800-553-2448, FAX 610-712-4106) U.S.A.:

ASIA PACIFIC: Microelectronics Group, Lucent Technologies Singapore Pte. Ltd., 77 Science Park Drive, #03-18 Cintech III, Singapore 118256

Tel. (65) 778 8833, FAX (65) 777 7495

JAPAN: Microelectronics Group, Lucent Technologies Japan Ltd., 7-18, Higashi-Gotanda 2-chome, Shinagawa-ku, Tokyo 141, Japan

Tel. (81) 3 5421 1600, FAX (81) 3 5421 1700

EUROPE: Data Requests: MICROELECTRONICS GROUP DATALINE: Tel. (44) 1189 324 299, FAX (44) 1189 328 148

Technical Inquiries: GERMANY: (49) 89 95086 0 (Munich), UNITED KINGDOM: (44) 1344 865 900 (Bracknell),
FRANCE: (33) 1 41 45 77 00 (Paris), SWEDEN: (46) 8 600 7070 (Stockholm), FINLAND: (358) 9 4354 2800 (Helsinki),
ITALY: (39) 2 6601 1800 (Milan), SPAIN: (34) 1 807 1441 (Madrid)

Lucent Technologies Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

Copyright © 1998 Lucent Technologies Inc. All Rights Reserved

February 1998

Printed On

microelectronics group



DS98-097ALC (Replaces DS96-373ALC)