

## SA8026

2.5GHz low voltage fractional-N dual frequency synthesizer

### 2.5 GHz low voltage fractional-N dual frequency synthesizer

## GENERAL DESCRIPTION

The SA8026 BICMOS device integrates programmable dividers, charge pumps and a phase comparator to implement a phase-locked loop. The device is designed to operate from 3 NiCd cells, in pocket phones, with low current and nominal 3 V supplies.

The synthesizer operates at VCO input frequencies up to 2.5 GHz . The synthesizer has fully programmable main, auxiliary and reference dividers. All divider ratios are supplied via a 3-wire serial programming bus.

Separate power and ground pins are provided to the analog and digital circuits. The ground leads should be externally short-circuited to prevent large currents flowing across the die and thus causing damage. $\mathrm{V}_{\text {DDCP }}$ must be greater than or equal to $\mathrm{V}_{\mathrm{DD}}$.

The charge pump current (gain) is set by an external resistance at $R_{\text {SET }}$ pin. Passive loop filters could be used; the charge pump operates within a wide voltage compliance range to provide a wider tuning range.

## FEATURES

- Low phase noise
- Low power
- Fully programmable main and auxiliary dividers
- Normal \& Integral charge pumps outputs
- Fast Locking Adaptive mode design
- Internal fractional spurious compensation
- Hardware and software power down
- Split supply for $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\text {DDCP }}$


Figure 1. Pin Configuration

## APPLICATIONS

- 350 to 2500 MHz wireless equipment
- Cellular phones (all standards)
- WLAN
- Portable battery-powered radio equipment.

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage |  | 2.7 | - | 5.5 | V |
| $V_{\text {DDCP }}$ | Analog supply voltage | $\mathrm{V}_{\text {DDCP }} \geq \mathrm{V}_{\text {DD }}$ | 2.7 | - | 5.5 | V |
| $\mathrm{I}_{\mathrm{DDCP}}+\mathrm{l}_{\text {DD }}$ | Total supply current | Main and Aux. on | - | 10 | 12 | mA |
| $\mathrm{I}_{\text {DDCP }}+\mathrm{I}_{\text {DD }}$ | Total supply current in power-down mode |  | - | 1 | - | $\mu \mathrm{A}$ |
| $\mathrm{f}_{\mathrm{VCO}}$ | Input frequency |  | 350 | - | 2500 | MHz |
| $\mathrm{f}_{\text {AUX }}$ | Input frequency |  | 20 | - | 550 | MHz |
| $\mathrm{f}_{\text {REF }}$ | Crystal reference input frequency |  | 5 | - | 40 | MHz |
| $\mathrm{f}_{\mathrm{PC}}$ | Maximum phase comparator frequency |  | - |  | 4 | MHz |
| $\mathrm{T}_{\text {amb }}$ | Operating ambient temperature |  | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |

## ORDERING INFORMATION

| TYPE NUMBER | PACKAGE |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | NAME | DESCRIPTION | VERSION |
| SA8026DH | TSSOP20 | Plastic thin shrink small outline package; 20 leads; body width 4.4 mm | SOT360-1 |

### 2.5 GHz low voltage fractional-N dual frequency synthesizer



Figure 2. Block Diagram

PINNING

| SYMBOL | PIN | DESCRIPTION |
| :--- | :---: | :--- |
| LOCK | 1 | Lock detect output |
| TEST | 2 | Test (should be either grounded or <br> connected to $\left.V_{\text {DD }}\right)$ |
| V $_{\text {DD }}$ | 3 | Digital supply |
| GND | 4 | Digital ground |
| RFin + | 5 | RF input to main divider |
| RFin- | 6 | RF input to main divider |
| GND $_{\text {CP }}$ | 7 | Charge pump ground |
| PHP | 8 | Main normal charge pump |
| PHI | 9 | Main integral charge pump |
| GND $_{\text {CP }}$ | 10 | Charge pump ground |


| SYMBOL | PIN | DESCRIPTION |
| :--- | :---: | :--- |
| PHA | 11 | Auxiliary charge pump output |
| AUXin | 12 | Input to auxiliary divider |
| V $_{\text {DDCP }}$ | 13 | Charge pump supply voltage |
| RSET $^{14}$ | 14 | External resistor from this pin to ground <br> sets the charge pump current |
| REFin- | 15 | Reference input |
| REFin + | 16 | Reference input |
| CLOCK | 17 | Programming bus clock input |
| DATA | 18 | Programming bus data input |
| STROBE | 19 | Programming bus enable input |
| PON | 20 | Power down control |

### 2.5GHz low voltage fractional-N dual frequency synthesizer

## Limiting values

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Digital supply voltage | -0.3 | +5.5 | V |
| $\mathrm{V}_{\text {DDCP }}$ | Analog supply voltage | -0.3 | +5.5 | V |
| $\triangle \mathrm{V}_{\mathrm{DDCP}}-\mathrm{V}_{\mathrm{DD}}$ | Difference in voltage between $\mathrm{V}_{\mathrm{DDCP}}$ and $\mathrm{V}_{\mathrm{DD}}\left(\mathrm{V}_{\mathrm{DDCP}} \geq \mathrm{V}_{\mathrm{DD}}\right)$ | -0.3 | +2.8 | V |
| $\mathrm{V}_{\mathrm{n}}$ | Voltage at pins 1, 2, 5, 6, 12, 15 to 20 | -0.3 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\mathrm{n}}$ | Voltage at pin 8, 9, 11 | -0.3 | $\mathrm{V}_{\text {DDCP }}+0.3$ | V |
| $\Delta \mathrm{V}_{\mathrm{GND}}$ | Difference in voltage between $\mathrm{GND}_{\mathrm{CP}}$ and GND (these pins should be connected together) | -0.3 | +0.3 | V |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | Operating ambient temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | Maximum junction temperature |  | 150 | ${ }^{\circ} \mathrm{C}$ |

## Handling

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

## Thermal characteristics

| SYMBOL | PARAMETER | VALUE | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{R}_{\text {th } j-\mathrm{a}}$ | Thermal resistance from junction to ambient in free air | 135 | K/W |

### 2.5GHz low voltage fractional-N dual frequency synthesizer

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{DDCP}}=\mathrm{V}_{\mathrm{DD}}=+3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply; pins 3, 13 |  |  |  |  |  |  |
| $V_{D D}$ | Digital supply voltage |  | 2.7 | - | 5.5 | V |
| $V_{\text {DDCP }}$ | Analog supply voltage | $\mathrm{V}_{\mathrm{DDCP}} \geq \mathrm{V}_{\mathrm{DD}}$ | 2.7 | - | 5.5 | V |
| IDDTotal | Synthesizer operational total supply current | $V_{D D}=+3.0 \mathrm{~V}$ <br> (with main and aux on) | - | 10 | 12 | mA |
| $I_{\text {Standby }}$ | Total supply current in power-down mode | logic levels 0 or Vdd | - | 1 | - | $\mu \mathrm{A}$ |
| RFin main divider input; pins 5, 6 |  |  |  |  |  |  |
| fvco | VCO input frequency |  | 350 | - | 2500 | MHz |
| $\mathrm{V}_{\text {RFin(rms) }}$ | AC-coupled input signal level | $\mathrm{R}_{\text {in }}($ external $)=\mathrm{R}_{\mathrm{s}}=50 \Omega$; single-ended drive; max. limit is indicative @ 500 to 2500 MHz | -18 | - | 0 | dBm |
| ZIRFin | Input impedance (real part) | $\mathrm{f}_{\mathrm{VCO}}=2.4 \mathrm{GHz}$ | - | 300 | - | $\Omega$ |
| $\mathrm{C}_{\text {IRFin }}$ | Typical pin input capacitance | $\mathrm{f}_{\mathrm{VCO}}=2.4 \mathrm{GHz}$ | - | 1 | - | pF |
| $\mathrm{N}_{\text {main }}$ | Main divider ratio |  | 512 | - | 65535 |  |
| ${ }^{\text {f }}$ Cmax | Maximum loop comparison frequency | indicative, not tested | - | - | 4 | MHz |
| AUX reference divider input; pin 12 |  |  |  |  |  |  |
| $\mathrm{f}_{\text {AUXin }}$ | Input frequency range |  | 20 | - | 550 | MHz |
| $V_{\text {AUXin }}$ | AC-coupled input signal level | $\mathrm{R}_{\text {in }} \text { (external) }=\mathrm{R}_{\mathrm{S}}=50 \Omega ;$ <br> max. limit is indicative | -18 | - | 0 | dBm |
|  |  |  | 80 | - | 632 | mV PP |
| $\mathrm{Z}_{\text {AUXin }}$ | Input impedance (real part) | $\mathrm{f}_{\mathrm{VCO}}=500 \mathrm{MHz}$ | - | 3.9 | - | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {AUXin }}$ | Typical pin input capacitance | $\mathrm{f}_{\mathrm{VCO}}=500 \mathrm{MHz}$ | - | 0.5 | - | pF |
| $\mathrm{N}_{\text {AUX }}$ | Auxiliary division ratio |  | 128 | - | 16383 |  |

Reference divider input; pins 15, 16

| $f_{\text {REFin }}$ | Input frequency range from TCXO |  | 5 | - | 40 | MHz |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {RFin }}$ | AC-coupled input signal level | single-ended drive; <br> max. limit is indicative | 360 | - | 1300 | $\mathrm{mV} \mathrm{PP}_{\mathrm{PP}}$ |
| $\mathrm{Z}_{\text {REFin }}$ | Input impedance (real part) | $\mathrm{f}_{\text {REF }}=20 \mathrm{MHz}$ | - | 10 | - | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{\text {REFin }}$ | Typical pin input capacitance | $\mathrm{f}_{\text {REF }}=20 \mathrm{MHz}$ | - | 1 | - | pF |
| $\mathrm{R}_{\text {REF }}$ | Reference division ratio | $\mathrm{SA}=\mathrm{SM}=" 000 "$ | 4 | - | 1023 |  |

Charge pump current setting resistor input; pin 14

| $R_{\text {SET }}$ | External resistor from pin to ground |  | 6 | 7.5 | 15 | $\mathrm{k} \Omega$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $V_{\text {SET }}$ | Regulated voltage at pin | $R_{\text {SET }}=7.5 \mathrm{k} \Omega$ | - | 1.25 | - | V |

Charge pump outputs (including fractional compensation pump); pins 8, 9, 11; $\mathbf{R}_{\text {SET }}=7.5 \mathrm{k} \Omega$, $\mathrm{FC}=80$

| $I_{\text {CP }}$ | Charge pump current ratio to $\mathrm{ISET}^{1}$ | Current gain $=1 \mathrm{I}_{\text {PH }} / I_{\text {SET }}$ | -15 |  | +15 | \% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {IMATCH }}$ | Sink-to-source current matching | $\mathrm{V}_{\mathrm{PH}}=1 / 2 \mathrm{~V}_{\text {DDCP }}$ | -10 |  | +10 | \% |
| Izout | Output current variation versus $\mathrm{V}_{\mathrm{PH}}{ }^{2}$ | $\mathrm{V}_{\mathrm{PH}}$ in compliance range | -10 |  | +10 | \% |
| LLPH | Charge pump off leakage current | $\mathrm{V}_{\mathrm{PH}}=1 / 2 \mathrm{~V}_{\text {DDCP }}$ | -10 |  | +10 | nA |
| $\mathrm{V}_{\mathrm{PH}}$ | Charge pump voltage compliance |  | 0.7 | - | $\mathrm{V}_{\text {DDCP }}-0.8$ | V |

### 2.5 GHz low voltage fractional-N dual frequency synthesizer

## CHARACTERISTICS (continued)

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Phase noise (condition $\mathrm{R}_{\text {SET }}=7.5 \mathrm{k} \Omega, \mathrm{CP}=00$ ) |  |  |  |  |  |  |
| $\mathcal{L}_{(f)}$ | Synthesizer's contribution to close-in phase noise of 900 MHz RF signal at 1 kHz offset. | $\begin{gathered} \text { GSM } \\ f_{\text {REF }}=13 \mathrm{MHz}, \text { TCXO, } \\ f_{\text {COMP }}=1 \mathrm{MHz} \\ \text { indicative, not tested } \end{gathered}$ | - | -90 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
|  | Synthesizer's contribution to close-in phase noise of 1800 MHz RF signal at 1 kHz offset. |  | - | -83 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
|  | Synthesizer's contribution to close-in phase noise of 800 MHz RF signal at 1 kHz offset. | $$ | - | -85 | - | $\mathrm{dBc} / \mathrm{Hz}$ |
|  | Synthesizer's contribution to close-in phase noise of 2100 MHz RF signal at 1 kHz offset. |  | - | -77 | - | $\mathrm{dBc} / \mathrm{Hz}$ |

Interface logic input signal levels; pins 2, 17, 18, 19, 20

| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level input voltage |  | $0.7^{*} \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | LOW level input voltage |  | -0.3 | - | $0.3^{*} \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{\text {LEAK }}$ | Input leakage current | logic 1 or logic 0 | -0.5 | - | +0.5 | $\mu \mathrm{~A}$ |

Lock detect output signal (in push/pull mode); pin 1

| $\mathrm{V}_{\mathrm{OL}}$ | LOW level output voltage | $\mathrm{I}_{\text {sink }}=2 \mathrm{~mA}$ | - | - | 0.4 | V |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{OH}}$ | HIGH level output voltage | $\mathrm{I}_{\text {source }}=-2 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{DD}}-0.4$ | - | - | V |

## NOTES:

1. $I_{S E T}=\frac{V_{S E T}}{R_{S E T}}$ bias current for charge pumps.
2. The relative output current variation is defined as:
$\frac{\Delta \mathrm{I}_{\mathrm{OUT}}}{\mathrm{I}_{\mathrm{OUT}}}=2 \cdot \frac{\left(\mathrm{I}_{2}-\mathrm{I}_{1}\right)}{I\left(\mathrm{I}_{2}+\mathrm{I}_{1}\right) \mid}$; with $\mathrm{V}_{1}=0.7 \mathrm{~V}, \mathrm{~V}_{2}=\mathrm{V}_{\mathrm{DDCP}}-0.8 \mathrm{~V}$ (See Figure 3.)


Figure 3. Relative Output Current Variation
2.5 GHz low voltage fractional-N dual frequency synthesizer

## FUNCTIONAL DESCRIPTION

## Main Fractional-N divider

The RFin inputs drive a pre-amplifier to provide the clock to the first divider stage. For single ended operation, the signal should be fed to one of the inputs while the other one is AC grounded. The pre-amplifier has a high input impedance, dominated by pin and pad capacitance. The circuit operates with signal levels from -18 dBm to 0 dBm , and at frequencies as high as 2.5 GHz . The divider consists of a fully programmable bipolar prescaler followed by a CMOS counter. Total divide ratios range from 512 to 65536.

At the completion of a main divider cycle, a main divider output pulse is generated which will drive the main phase comparator. Also, the fractional accumulator is incremented by the value of NF. The accumulator works with modulo $Q$ set by FMOD. When the accumulator overflows, the overall division ratio N will be increased by 1 to $N+1$, the average division ratio over $Q$ main divider cycles (either 5 or 8 ) will be

$$
\mathrm{Nfrac}=\mathrm{N}+\frac{\mathrm{NF}}{\mathrm{Q}}
$$

The output of the main divider will be modulated with a fractional phase ripple. The phase ripple is proportional to the contents of the fractional accumulator and is nulled by the fractional compensation charge pump.

The reloading of a new main divider ratio is synchronized to the state of the main divider to avoid introducing a phase disturbance.

## Auxiliary divider

The AUXin input drives a pre-amplifier to provide the clock to the first divider stage. The pre-amplifier has a high input impedance, dominated by pin and pad capacitance. The circuit operates with signal levels from -18 dBm to 0 dBm ( 80 to 636 mVpp ), and at frequencies as high as 550 MHz . The divider consists of a fully programmable bipolar prescaler followed by a CMOS counter. Total divide ratios ranges from 128 to 16383.

## Reference divider

The reference divider consists of a divider with programmable values between 4 and 1023 followed by a three bit binary counter. The 3 bit SM (SA) register (see figure 4) determines which of the 5 output pulses are selected as the main (auxiliary) phase detector input.

## Phase detector (see Figure 5)

The reference and main (aux) divider outputs are connected to a phase/frequency detector that controls the charge pump. The pump current is set by an external resistor in conjunction with control bits CP0 and CP1 in the C-word (see Charge Pump table). The dead zone (caused by finite time taken to switch the current sources on or off) is cancelled by forcing the pumps ON for a minimum time at every cycle (backlash time) providing improved linearity.


Figure 4. Reference Divider

### 2.5 GHz low voltage fractional-N dual frequency synthesizer



Figure 5. Phase Detector Structure with Timing

### 2.5GHz low voltage fractional-N dual frequency synthesizer

## Main Output Charge Pumps and Fractional Compensation Currents (see Figure 6)

The main charge pumps on pins PHP and PHI are driven by the main phase detector and the charge pump current values are determined by the current at pin $R_{S E T}$ in conjunction with bits CPO, CP1 in the C-word (see table of charge pump ratios). The fractional compensation is derived from the current at $R_{S E T}$, the contents of the fractional accumulator FRD and by the program value of the FDAC. The timing for the fractional compensation is derived from the main divider. The main charge pumps will enter speed up mode after the A-word is set and strobe goes High. When strobe goes Low, charge pump will exit speed up mode.

## Principle of Fractional Compensation

The fractional compensation is designed into the circuit as a means of reducing or eliminating fractional spurs that are caused by the fractional phase ripple of the main divider. If $\mathrm{I}_{\mathrm{COMP}}$ is the compensation current and IPUMP is the pump current, then for each charge pump:

The compensation is done by sourcing a small current, I Comp, see Figure 7, that is proportional to the fractional error phase. For proper fractional compensation, the area of the fractional compensation current pulse must be equal to the area of the fractional charge pump ripple. The width of the fractional compensation pulse is fixed to 128 VCO cycles, the amplitude is proportional to the fractional accumulator value and is adjusted by FDAC values (bits FC7-0 in the B -word). The fractional compensation current is derived from the main charge pump in that it follows all the current scaling through external resistor setting, $\mathrm{R}_{\text {SET }}$, programming or speed-up operation. For a given charge pump,

$$
I_{\text {COMP }}=(\text { IPUMP } / 128) *\left(\text { FDAC } / 5^{*} 128\right) * \text { FRD }
$$

FRD is the fractional accumulator value.
The target values for FDAC are: 128 for FMOD = 1 (modulo 5) and 80 for FMOD = 0 (modulo 8).
$I_{\text {PUMP_TOTAL }}=I_{\text {PUMP }}+I_{\text {COMP }}$


NOTE: For a proper fractional compensation, the area of the fractional compensation current pulse must be equal to the area of the charge pump ripple output.
Figure 6. Waveforms for NF = 2 Modulo $5 \rightarrow$ fraction $=2 / 5$


SR01800
Figure 7. Current Injection Concept

### 2.5GHz low voltage fractional-N dual frequency synthesizer

## Auxiliary Output Charge Pumps

The auxiliary charge pump on pin PHA are driven by the auxiliary phase detector and PHP, PHI are driven by the main phase detector. The current value is determined by the external resistor attached to pin R ${ }_{\text {SET }}$.

Main and auxiliary charge pump currents

| CP1 | CPO | $I_{\text {PHA }}$ | IPHP | IPHP-SU | $\mathrm{I}_{\text {PHI }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | $1.5 \times\left.\right\|_{\text {SET }}$ | $3 \times 1$ SET | $15 \times 1$ SET | $\left.36 x\right\|_{\text {SET }}$ |
| 0 | 1 | $0.5 \times{ }_{\text {SET }}$ | $1 \times\left.\right\|_{\text {SET }}$ | 5 x ISET | $12 \times\left.\right\|_{\text {SET }}$ |
| 1 | 0 | $1.5 \times 1$ SET | $3 \times 1$ SET | 15xISET | 0 |
| 1 | 1 | $0.5 \times\left.\right\|_{\text {SET }}$ | $\left.1 \mathrm{x}\right\|_{\text {SET }}$ | $5 \mathrm{x} \mathbf{I S E T}$ | 0 |

## NOTES

1. $I_{S E T}=V_{S E T} / R_{S E T}$ : bias current for charge pumps.
2. CP1 is used to disable the PHI pump, IPHP-SU is the total current at pin PHP during speed up condition.

## Lock Detect

The output LOCK maintains a logic ' 1 ' when the auxiliary phase detector ANDed with the main phase detector indicates a lock condition. The lock condition for the main and auxiliary synthesizers is defined as a phase difference of less than $\pm 1$ period of the frequency at the input $R E F_{\text {in }+,-}$. One counter can fulfill the lock condition when the other counter is powered down. Out of lock (logic ' 0 ') is indicated when both counters are powered down.

## Power-down mode

The power-down signal can be either hardware (PON) or software (PD). The PON signal is exclusively ORed with the PD bits in $B$-word. If $P O N=0$, then the part is powered up when $P D=1$. $P O N$ can be used to invert the polarity of the software bit PD. When the synthesizer is reactivated after power-down, the main and reference dividers are synchronized to avoid possibility of random phase errors on power-up.

### 2.5 GHz low voltage fractional-N dual frequency synthesizer

## Serial programming bus

The serial input is a 3 -wire input (CLOCK, STROBE, DATA) to program all counter divide ratios, fractional compensation DAC, selection and enable bits. The programming data is structured into 24 bit words; each word includes 2 or 3 address bits. Figure 8 shows the timing diagram of the serial input. When the STROBE goes active HIGH, the clock is disabled and the data in the shift register remains unchanged. Depending on the address bits, the
data is latched into different working registers or temporary registers. In order to fully program the synthesizer, 3 words must be sent: C, B, and A. Table 1 shows the format and the contents of each word. The D word is normally used for testing purposes. When sending the B-word, data bits FC7-0 for the fractional compensation DAC are not loaded immediately. Instead they are stored in temporary registers. Only when the A-word is loaded, these temporary registers are loaded together with the main divider ratio.

## Serial bus timing characteristics. See Figure 8.

$\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDCP}}=+3.0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}$ unless otherwise specified.

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Serial programming clock; CLK |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{r}}$ | Input rise time | - | 10 | 40 | ns |  |
| $\mathrm{t}_{\mathrm{f}}$ | Input fall time | - | 10 | 40 | ns |  |
| $\mathrm{~T}_{\mathrm{cy}}$ | Clock period | 100 | - | - | ns |  |

Enable programming; STROBE

| $\mathrm{t}_{\text {START }}$ | Delay to rising clock edge | 40 | - | - | ns |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{W}}$ | Minimum inactive pulse width | $1 / \mathrm{f}$ COMP | - | - | ns |
| $\mathrm{t}_{\text {SU; } \bar{E}}$ | Enable set-up time to next clock edge | 20 | - | - | ns |

## Register serial input data; DATA

| tSU;DAT | Input data to clock set-up time | 20 | - | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{HD} ; \text { DAT }}$ | Input data to clock hold time | 20 | - | - | ns |

## Application information



Figure 8. Serial Bus Timing Diagram

### 2.5 GHz low voltage fractional-N dual frequency synthesizer

## Data format

Table 1. Format of programmed data

| Last In |  | MSB | Serial Programming Format |  |  |  | First In LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| p 23 | p 22 | p 21 | p 20 | .$/ .$. | ..$/ .$. | p 1 | p 0 |

Table 2. A word, length 24 bits

| Las |  |  |  |  |  | MSB |  |  |  |  |  |  |  |  |  |  |  |  |  |  | LSB |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Add |  | fmod | Frac | iona |  | Main | vider | ratio |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | FM | NF2 | NF1 | NFO | N15 | N14 | N13 | N12 | N11 | N10 | N9 | N8 | N7 | N6 | N5 | N4 | N3 | N2 | N1 | N0 | SK1 | SK2 |
|  |  | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| A word select |  |  |  |  | Fixed to 00. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Fractional Modulus select |  |  |  |  | FM $0=$ modulo 8, 1 = modulo 5. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Fractional-N Increment |  |  |  |  | NF2..0 Fractional N Increment values 000 to 111. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| N-Divider |  |  |  |  | N0..N15, Main divider values 512 to 65535 allowed for divider ratio. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 3. B word, length 24 bits

|  |  | Reference Divider |  |  |  |  |  |  |  |  |  |  |  | Lock |  | PD |  | Fractional Compensation DAC |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | R9 | R8 | R7 | R6 | R5 | R | 4 | R3 | R2 |  | R1 | R0 | L1 | L0 | Main | Aux | FC7 | FC6 | FC5 | FC4 | FC3 | FC2 | FC1 | FC0 |
| Default |  | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |  | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| B word select |  |  |  |  | Fixed to 01 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| R-Divider |  |  |  |  | R0..R9, Reference divider values 4 to 1023 allowed for divider ration. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Lock detect output |  |  |  |  | L1 L0 <br> 00 Combined main, aux. lock detect signal present at the LOCK pin (push/pull). <br> 01 Combined main, aux, lock detect signal present at the LOCK pin (open drain). <br> 10 Main lock detect signal present at the LOCK pin (push/pull). <br> 11 Auxiliary loop lock detect signal present at the LOCK pin (push/pull). <br> When auxiliary loop and main loop are in power down mode, the lock indicator is low. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Power down |  |  |  |  | Main = 1: power to N-divider, reference divider, main charge pumps, Main = 0 to power down. Aux = 1: power to Aux divider, reference divider, aux charge pump, Aux = 0 to power down. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Fractional Compensation |  |  |  |  | FC7..0 Fractional Compensation charge pump current DAC, values 0 to 255. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 4. C word, length 24 bits

|  |  |  |  |  |  |  | Aux | ary | Div |  |  |  |  |  |  |  |  |  | SM |  |  | S |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | A13 | A12 | A11 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | CP1 | CPO | SM2 | SM1 | SM0 | SA2 | SA1 | SA0 |
| Default |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| C word select |  |  |  |  | Fixed to 10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| A-Divider |  |  |  |  | A0..A13, Auxiliary divider values 128 to 16383 allowed for divider ratio. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Charge pump current Ratio |  |  |  |  | CP1, CP0: Charge pump current ratio, see table of charge pump currents. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Main comparison select |  |  |  |  | SM comparison divider select for main phase detector. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Aux comparison select |  |  |  |  | SA Comparison divider select for auxiliary phase detector. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Table 5. D word, length 24 bits

| Address |  |  | Synthesizer Test Bits |  |  |  |  |  | Synthesizer Test Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | - | - | - | - | - | Tspu | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Default |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Tspu: Speed up = 1 |  |  |  |  |  | Forces the main charge pumps in speed-up mode all the time. NOTE: All test bits must be set to 0 for normal operation. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

### 2.5 GHz low voltage fractional-N dual frequency synthesizer

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 9. PHI Charge Pump vs. ISET (CP = 01; Temp $=25^{\circ} \mathrm{C}$ )


Figure 11. PHI Charge Pump vs. ISET (CP = 00; TEMP = $25^{\circ} \mathrm{C}$ )


Figure 13. PHP Charge Pump Output vs. ISET (CP = 10; Temp $=25^{\circ} \mathrm{C}$ )


Figure 10. PHI Charge Pump Output vs. Temperature ( $C P=01 ; \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$; $\mathrm{I}_{\mathrm{SET}}=165.33 \mu \mathrm{~A}$ )


Figure 12. PHI Charge Pump Output vs. Temperature (CP = 00; $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$; $\left.\mathrm{I}_{\mathrm{SET}}=165.33 \mu \mathrm{~A}\right)$


Figure 14. PHP Charge Pump Output vs. Temperature $\left(C P=10 ; V_{D D}=3.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{SET}}=165.33 \mu \mathrm{~A}\right)$

### 2.5 GHz low voltage fractional-N dual frequency

 synthesizerTYPICAL PERFORMANCE CHARACTERISTICS (Continued)


Figure 15. PHP Charge Pump Output vs. I $\mathrm{I}_{\mathrm{SET}}$ (CP = 11; Temp $=25^{\circ} \mathrm{C}$ )


Figure 17. PHP-SU Charge Pump Output vs. ISET (CP = 01; Temp = $25^{\circ} \mathrm{C}$ )


Figure 19. PHP-SU Charge Pump Output vs. ISET (CP = 00; Temp $=25^{\circ} \mathrm{C}$ )


Figure 16. PHP Charge Pump Output vs. Temperature ( $C P=11 ; \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$; $\mathrm{I}_{\mathrm{SET}}=165.33 \mu \mathrm{~A}$ )


Figure 18. PHP-SU Charge Pump Output vs. Temperature (CP = 01; $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$; $\mathrm{I}_{\mathrm{SET}}=165.33 \mu \mathrm{~A}$ )


Figure 20. PHP-SU Charge Pump Output vs. Temperature ( $C$ P = 00; $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$; $\mathrm{I}_{\mathrm{SET}}=165.33 \mu \mathrm{~A}$ )

### 2.5 GHz low voltage fractional-N dual frequency

 synthesizerTYPICAL PERFORMANCE CHARACTERISTICS (Continued)


Figure 21. PHA Charge Pump Output vs. ISET (CP = 11; Temp $=25^{\circ} \mathrm{C}$ )


Figure 23. PHA Charge Pump Output vs. ISET (CP = 10; Temp = $25^{\circ} \mathrm{C}$ )


Figure 25. Main Divider Input Sensitivity vs. Frequency and Supply Voltage
(Temp $=25^{\circ} \mathrm{C}$ )


Figure 22. PHA Charge Pump Output vs. Temperature ( $C P=11 ; \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{SET}}=165.33 \mu \mathrm{~A}$ )


Figure 24. PHA Charge Pump Output vs. Temperature (CP = 10; $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{SET}}=165.33 \mu \mathrm{~A}$ )


Figure 26. Main Divider Input Sensitivity vs. Frequency and Temperature
$\left(V_{D D}=3.00 \mathrm{~V}\right)$

### 2.5 GHz low voltage fractional-N dual frequency synthesizer

## TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



Figure 27. Auxiliary Divider Input Sensitivity vs. Frequency and Supply Voltage
(Temp $=25^{\circ} \mathrm{C}$ )


Figure 29. Reference Divider Input Sensitivity vs. Frequency and Supply Voltage (Temp $=25^{\circ} \mathrm{C}$ )


Figure 31. Current Supply Over VDD


Figure 28. Auxiliary Divider Input Sensitivity vs. Frequency and Temperature
(Supply $=3.00 \mathrm{~V}$ )


Figure 30. Reference Divider Input Sensitivity vs. Frequency and Temperature
$\left(\mathrm{V}_{\mathrm{DD}}=3.00 \mathrm{~V}\right)$

### 2.5 GHz low voltage fractional-N dual frequency synthesizer



DIMENSIONS ( mm are the original dimensions)

| UNIT | $\mathbf{A}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(1)}$ | $\mathbf{E}^{(2)}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}^{(1)}$ | $\boldsymbol{\theta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.10 | 0.15 | 0.95 | 0.25 | 0.30 | 0.2 | 6.6 | 4.5 | 0.65 | 6.6 | 1.0 | 0.75 | 0.4 | 0.2 | 0.13 | 0.1 | 0.5 | $8^{\circ}$ |
|  | 0.80 | 0.25 | 0.19 | 0.1 | 6.4 | 4.3 | 0.6 | 6.2 | 1.0 | 0.50 | 0.3 |  | 0.2 | $0^{\circ}$ |  |  |  |  |

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT360-1 |  | MO-153AC |  | - ( | $\begin{aligned} & -93-06-16 \\ & 95-02-04 \end{aligned}$ |

2.5 GHz low voltage fractional-N dual frequency synthesizer

## Data sheet status

| Data sheet <br> status | Product <br> status | Definition [1] |
| :--- | :--- | :--- |
| Objective <br> specification | Development | This data sheet contains the design target or goal specifications for product development. <br> Specification may change in any manner without notice. |
| Preliminary <br> specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. <br> Philips Semiconductors reserves the right to make chages at any time without notice in order to <br> improve design and supply the best possible product. |
| Product <br> specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make <br> changes at any time without notice in order to improve design and supply the best possible product. |

[1] Please consult the most recently issued datasheet before initiating or completing a design.

## Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

Life support - These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Philips Semiconductors

811 East Arques Avenue
P.O. Box 3409

Sunnyvale, California 94088-3409
Telephone 800-234-7381

All rights reserved. Printed in U.S.A.
Date of release: 11-99
Document order number:
939775006567


PHILIPS

