

# 2M x 8 Static RAM

### **Features**

- · High speed
  - $-t_{AA} = 8, 10, 12 \text{ ns}$
- Low active power
  - -1080 mW (max.)
- Operating voltages of 3.3 ± 0.3V
- 2.0V data retention
- · Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE<sub>1</sub> and CE<sub>2</sub> features

## **Functional Description**


The CY7C1069AV33 is a high-performance CMOS Static RAM organized as 2,097,152 words by 8 bits. Writing to the

device is accomplished by enabling the <u>chip</u> (by taking  $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and Write Enable (WE) inputs LOW.

Reading from the device is accomplished by enabling the chip  $(\overline{CE}_1 \text{ LOW})$  and  $(\overline{CE}_2 \text{ HIGH})$  as well as forcing the Output Enable  $(\overline{OE})$  LOW while forcing the Write Enable  $(\overline{WE})$  HIGH. See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The input/output pins (I/O $_0$  through I/O $_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{CE}_1$  HIGH or  $\overline{CE}_2$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), or during a Write operation ( $\overline{CE}_1$  LOW,  $\overline{CE}_2$  HIGH, and  $\overline{WE}$  LOW).

The CY7C1069AV33 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout, and a 48-ball fine-pitch ball grid array (FBGA) package.



## **Selection Guide**


		-8	-10	-12	Unit
Maximum Access Time		8	10	12	ns
Maximum Operating Current	Commercial	300	275	260	mA
	Industrial	300	275	260	
Maximum CMOS Standby Current	Commercial/Industrial	50	50	50	mA

Cypress Semiconductor Corporation Document #: 38-05255 Rev. \*D 3901 North First Street

San Jose, CA 95134 • 408-943-2600 Revised February 10, 2003

# **Pin Configurations**

## 48-ball FBGA





**Maximum Ratings** 

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....-65°C to +150°C

Ambient Temperature with

Power Applied ...... –55°C to +125°C

Supply Voltage on  $V_{CC}$  to Relative  $GND^{[1]}$  .... -0.5V to +4.6V

ìΑ
5V

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0°C to +70°C	$3.3V \pm 0.3V$
Industrial	–40°C to +85°C	

				-8		-10		-12			
Parameter	Description	Test Condit	tions	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$		2.4		2.4		2.4		V	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA			0.4		0.4		0.4	V	
V <sub>IH</sub>	Input HIGH Voltage			2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	V	
$V_{IL}$	Input LOW Voltage[1]			-0.3	0.8	-0.3	0.8	-0.3	0.8	V	
I <sub>IX</sub>	Input Load Current	$GND \le V_I \le V_{CC}$		-1	+1	-1	+1	-1	+1	μΑ	
I <sub>OZ</sub>	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ \text{Disabled} \end{array}$	Output	-1	+1	<b>–</b> 1	+1	-1	+1	μΑ	
I <sub>CC</sub>	V <sub>CC</sub> Operating	$V_{CC} = Max., f = f_{MAX}$	Commercial		300		275		260	mA	
	Supply Current	= 1/t <sub>RC</sub>	Industrial		300		275		260	mA	
I <sub>SB1</sub>	Automatic CE Power-down Current —TTL Inputs	$\begin{aligned} & \text{CE}_2 \leq \text{V}_{\text{IL}}, \\ & \text{Max. V}_{\text{CC}},  \text{SCE} \geq \text{V}_{\text{IH}} \\ & \text{V}_{\text{IN}} \geq \text{V}_{\text{IH}}  \text{or} \\ & \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}},  \text{f} = \text{f}_{\text{MAX}} \end{aligned}$	1		70		70		70	mA	
I <sub>SB2</sub>	Automatic CE Power-down Current —CMOS Inputs	$\begin{array}{l} CE_2 \leq 0.3V \\ \underline{Ma}x. \ V_{CC}, \\ CE \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V, \\ \text{or } V_{IN} \leq 0.3V, \ f = 0 \end{array}$	Commercial/ Industrial		50		50		50	mA	

# Capacitance<sup>[2]</sup>


Parameter	Package	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Z54	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz, $V_{CC} = 3.3V$	6	pF
	BA48			8	pF
C <sub>OUT</sub>	Z54	I/O Capacitance		8	pF
	BA48			10	pF

### Notes:

 $V_{\rm IL}$  (min.) = -2.0V for pulse durations of less than 20 ns. Tested initially and after any design or process changes that may affect these parameters.



## AC Test Loads and Waveforms<sup>[3]</sup>



# AC Switching Characteristics Over the Operating Range [4]

		-	-8	-10		-12		
Parameter Description		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle			I	ı	I	ı		I.
t <sub>power</sub>	V <sub>CC</sub> (typical) to the First Access <sup>[5]</sup>	1		1		1		ms
t <sub>RC</sub>	Read Cycle Time	8		10		12		ns
t <sub>AA</sub>	Address to Data Valid		10		10		12	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Data Valid		8		10		12	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		5		6	ns
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[6]</sup>	1		1		1		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[6]</sup>		5		5		6	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Low-Z <sup>[6]</sup>	3		3		3		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to High-Z <sup>[6]</sup>		5		5		6	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Power-up <sup>[7]</sup>	0		0		0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to Power-down <sup>[7]</sup>		8		10		12	ns
Write Cycle <sup>[8, 9]</sup>			•	•	•	•		
t <sub>WC</sub>	Write Cycle Time	8		10		12		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Write End	6		7		8		ns
t <sub>AW</sub>	Address Set-up to Write End	6		7		8		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	6		7		8		ns
t <sub>SD</sub>	Data Set-up to Write End	5		5.5		6		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[6]</sup>	3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[6]</sup>		5		5		6	ns

### Notes:


- Valid SRAM operation does not occur until the power supplies have reached the minimum operating V<sub>DD</sub> (3.0V). As soon as 1ms (T<sub>power</sub>) after reaching the
- minimum operating  $V_{DD}$ , normal SRAM operation can begin including reduction in  $V_{DD}$  to the data retention ( $V_{CCDR}$ , 2.0V) voltage. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and transmission line loads. Test conditions for the Read cycle use output loading shown in part a) of the AC test loads, unless specified otherwise.
- This part has a voltage regulator which steps down the voltage from 3V to 2V internally. tpower time has to be provided initially before a Read/Write operation is started.
- thzoe, thzsce, thzwe and tlzoe, tlzce, and tlzwe are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured ±200 mV from steady-state voltage.
- These parameters are guaranteed by design and are not tested.

  The internal Write time of the memory is defined by the overlap of CE<sub>1</sub> LOW / CE<sub>2</sub> HIGH, and WE LOW. CE<sub>1</sub> and WE must be LOW along with CE<sub>2</sub> HIGH to initiate a Write, and the transition of any of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.


  The minimum Write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




## **Data Retention Waveform**



# **Switching Waveforms**



# Read Cycle No. 2(OE Controlled) [11, 12]




- 10. <u>Device</u> is continuously selected. <u>CE</u><sub>1</sub> = V<sub>IL</sub>, CE<sub>2</sub> = V<sub>IH</sub>.
  11. <u>WE</u> is HIGH for Read cycle.




# Switching Waveforms (continued)

# Write Cycle No. 1 (CE<sub>1</sub> Controlled)<sup>[13, 14, 15]</sup>



# Write Cycle No.2 (WE Controlled, OE LOW)[13, 14, 15]



# **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	Х	Х	Х	High-Z	Power-down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	High-Z	Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Н	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	Н	Х	L	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Н	Н	Н	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

### Notes:

- Address valid prior to or coincident with CE<sub>1</sub> transition LOW and CE<sub>2</sub> transition HIGH.
   Data I/O is high-impedance if OE = V<sub>IH</sub>.
   If CE<sub>1</sub> goes HIGH / CE<sub>2</sub> LOW simultaneously with WE going HIGH, the output remains in a high-impedance state.
   CE above is defined as a combination of CE<sub>1</sub> and CE<sub>2</sub>. It is active low.





# **Ordering Information**


Speed (ns)	Ordering Code <sup>[16]</sup>	Package Name	Package Type	Operating Range
8	CY7C1069AV33-8ZC	Z54	54-pin TSOP II	Commercial
	CY7C1069AV33-8ZI			Industrial
	CY7C1069AV33-8BAC	BA48	48-ball Mini BGA	Commercial
	CY7C1069AV33-8BAI			Industrial
10	CY7C1069AV33-10ZC	Z54	54-pin TSOP II	Commercial
	CY7C1069AV33-10ZI			Industrial
	CY7C1069AV33-10BAC	BA48	48-ball Mini BGA	Commercial
	CY7C1069AV33-10BAI			Industrial
12	CY7C1069AV33-12ZC	Z54	54-pin TSOP II	Commercial
	CY7C1069AV33-12ZI			Industrial
	CY7C1069AV33-12BAC	BA48	48-ball Mini BGA	Commercial
	CY7C1069AV33-12BAI			Industrial


# **Package Diagrams**

# 54-lead Thin Small Outline Package, Type II Z54-II










## Note:

16. Contact a Cypress Representative for availability of the 48-ball Mini BGA (BA48) package.



# Package Diagrams (continued)

## 48-ball (8 mm x 20 mm x 1.2 mm) FBGA BA48G



All product and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	113724	03/27/02	NSL	New Data Sheet
*A	117060	07/31/02	DFP	Removed 15-ns bin
*B	117990	08/30/02	DFP	Added 8-ns bin Changing $I_{CC}$ for 8, 10, 12 bins $t_{power}$ changed from 1 $\mu$ s to 1 ms Load Cap Comment changed (for Tx line load) $t_{SD}$ changed to 5.5 ns for the 10-ns bin Changed some 8-ns bin #'s ( $t_{HZ}$ , $t_{DOE}$ , $t_{DBE}$ ) Removed hz < Iz comments
*C	120385	11/13/02	DFP	Final Data Sheet Added note 4 to "AC Test Loads and Waveforms" and note 7 to t <sub>pu</sub> and t <sub>p</sub> . Updated Input/Output Caps (for 48BGA only) to 8 pf/10 pf and for the 54-pir TSOP to 6/8 pf
*D	124441	2/25/03	MEG	Changed ISB1 from 100 mA to 70 mA Shaded the 48fBGA product offering information

Document #: 38-05255 Rev. \*D Page 9 of 9