

# 256K (32K x 8) Static RAM

#### **Features**

Temperature Ranges

Commercial: 0°C to 70°C
Industrial: -40°C to 85°C
Automotive: -40°C to 125°C
High speed: 55 ns and 70 ns

• Voltage range: 4.5V-5.5V operation

Low active power (70 ns, LL version, Com'l and Ind'l)

-275 mW (max.)

• Low standby power (70 ns, LL version, Com'l and Ind'l)

-28 μW (max.)

• Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features

· TTL-compatible inputs and outputs

Automatic power-down when deselected

CMOS for optimum speed/power


 Package available in a standard 450-mil-wide (300-mil body width) 28-lead narrow SOIC, 28-lead TSOP-1, 28-lead reverse TSOP-1, and 600-mil 28-lead PDIP packages

## Functional Description[1]

The CY62256 is a high-performance CMOS static RAM organized as 32K words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and active LOW output enable (OE) and three-state drivers. This device has an automatic power-down feature, reducing the power consumption by 99.9% when deselected.

An active LOW write enable signal ( $\overline{\text{WE}}$ )  $\underline{\text{con}}$ trols  $\underline{\text{the}}$  writing/reading operation of the memory. When  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  inputs are both LOW, data on the eight data input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the memory location addressed by the address present on the address pins (A<sub>0</sub> through A<sub>14</sub>). Reading the device is accomplished by selecting the device and enabling the outputs,  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  active LOW, while  $\overline{\text{WE}}$  remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.



#### Note:


1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



# **Product Portfolio**

							Power Dis	sipation	
			V <sub>CC</sub> Range (	<b>V</b> )	Speed	Operat (m	ing, I <sub>CC</sub> nA)	Standb (μ/	
Product		Min.	Тур. <sup>[2]</sup>	Max.	(ns)	<b>Typ</b> . <sup>[2]</sup>	Max.	<b>Typ</b> . <sup>[2]</sup>	Max.
CY62256	Commercial	4.5	5.0	5.5	70	28	55	1	5
CY62256L	Com'l / Ind'l				55/70	25	50	2	50
CY62256LL	Commercial				70	25	50	0.1	5
CY62256LL	Industrial				55/70	25	50	0.1	10
CY62256LL	Automotive	1			55	25	50	0.1	15

#### **Pin Configurations**



#### **Pin Definitions**

Pin Number	Туре	Description			
1-10, 21, 23-26	Input	A <sub>0</sub> -A <sub>14</sub> . Address Inputs			
11-13, 15-19,	Input/Output	O <sub>0</sub> -I/O <sub>7</sub> . Data lines. Used as input or output lines depending on operation			
27	Input/Control	<b>TE</b> . When selected LOW, a WRITE is conducted. When selected HIGH, a READ is onducted			
20	Input/Control	CE. When LOW, selects the chip. When HIGH, deselects the chip			
22	Input/Control	<b>OE</b> . Output Enable. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins			
14	Ground	GND. Ground for the device			
28	Power Supply	Vcc. Power supply for the device			

Typical specifications are the mean values measured over a large sample size across normal production process variations and are taken at nominal conditions
(T<sub>A</sub> = 25°C, V<sub>CC</sub>). Parameters are guaranteed by design and characterization, and not 100% tested.



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied .....-55°C to +125°C Supply Voltage to Ground Potential (Pin 28 to Pin 14) ......-0.5V to +7.0V DC Voltage Applied to Outputs in High-Z State  $^{[3]}$  ......-0.5V to V  $_{\rm CC}$  + 0.5V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	. > 2001V
Latch-up Current	> 200 mA

#### **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> ) <sup>[4]</sup>	V <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%
Automotive	–40°C to +125°C	5V ± 10%

# **Electrical Characteristics** Over the Operating Range

DC Input Voltage<sup>[3]</sup>.....–0.5V to  $V_{CC}$  + 0.5V

				CY62256-55			С			
Parameter	Description	Test Conditions	Test Conditions		Typ. <sup>[2]</sup>	Max.	Min.	Typ. <sup>[2]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -1.0 m/	Ą	2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 2.1 mA				0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2		V <sub>CC</sub> +0.5V	2.2		V <sub>CC</sub> +0.5V	V
V <sub>IL</sub>	Input LOW Voltage			-0.5		8.0	-0.5		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-0.5		+0.5	-0.5		+0.5	μΑ
I <sub>OZ</sub>	Output Leakage Current	GND $\leq$ V <sub>O</sub> $\leq$ V <sub>CC</sub> , Output D	Disabled	-0.5		+0.5	-0.5		+0.5	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC}$ = Max., $I_{OUT}$ = 0 mA, f = $f_{MAX}$ = 1/ $t_{RC}$			28	55		28	55	mA
			L		25	50		25	50	mA
			LL		25	50		25	50	mA
I <sub>SB1</sub>	Automatic CE	Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$ ,			0.5	2		0.5	2	mA
	Power-down Current— TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$	L		0.4	0.6		0.4	0.6	mA
	112 mpato	† <sub>MAX</sub>	LL		0.3	0.5		0.3	0.5	mA
I <sub>SB2</sub>	Automatic CE	Max. $V_{CC}$ , $\overline{CE} \ge V_{CC} - 0.3V$			1	5		1	5	mA
	Power-down Current— CMOS Inputs	$V_{IN} \ge V_{CC} - 0.3V$ , or $V_{IN} \le 0.3V$ . f = 0	L		2	50		2	50	μΑ
	OMOO IIIpato	0.0 4, 1 – 0	LL		0.1	5		0.1	5	μА
			LL - Ind'l		0.1	10		0.1	10	μА
			LL - Auto		0.1	15				μА

## Capacitance<sup>[5]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz,	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> = 5.0V	8	pF


- 3.  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns.
- 4. T<sub>A</sub> is the "Instant-On" case temperature.
   5. Tested initially and after any design or process changes that may affect these parameters.



#### **Thermal Resistance**

Description	Test Conditions	Symbol	DIP	SOIC	TSOP	RTSOP	Unit
[6]	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	$\Theta_{JA}$	75.61	76.56	93.89	93.89	°C/W
Thermal Resistance (Junction to Case) <sup>[5]</sup>		$\Theta_{\sf JC}$	43.12	36.07	24.64	24.64	°C/W


#### **AC Test Loads and Waveforms**



#### **Data Retention Characteristics**

Parameter	Description		Conditions <sup>[6]</sup>	Min.	Typ. <sup>[2]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention			2.0			V
I <sub>CCDR</sub>	Data Retention Current	L	$V_{CC} = 3.0V, \overline{CE} \ge V_{CC} - 0.3V,$		2	50	μΑ
		LL	$V_{IN} \ge V_{CC} - 0.3V$ , or $V_{IN} \le 0.3V$		0.1	5	μΑ
		LL - Ind'l			0.1	10	μΑ
		LL - Auto			0.1	10	μΑ
t <sub>CDR</sub> <sup>[5]</sup>	Chip Deselect to Data Retention Time			0			ns
t <sub>R</sub> <sup>[5]</sup>	Operation Recovery Time			t <sub>RC</sub>			ns

#### **Data Retention Waveform**



#### Notes:

6. No input may exceed  $V_{CC}$  + 0.5V.




# Switching Characteristics Over the Operating Range<sup>[7]</sup>

		CY62	256–55	CY62		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle		<b>'</b>		1.		•
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	5		5		ns
t <sub>ACE</sub>	CE LOW to Data Valid		55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25		35	ns
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[8]</sup>	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[8, 9]</sup>		20		25	ns
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[8]</sup>	5		5		ns
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[8, 9]</sup>		20		25	ns
t <sub>PU</sub>	CE LOW to Power-up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-down		55		70	ns
Write Cycle <sup>[10, 11]</sup>		•				
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	CE LOW to Write End	45		60		ns
t <sub>AW</sub>	Address Set-up to Write End	45		60		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	40		50		ns
t <sub>SD</sub>	Data Set-up to Write End	25		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[8, 9]</sup>		20		25	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[8]</sup>	5		5		ns
t <sub>HZWE</sub>	_	5	20	5	25	

#### **Switching Waveforms**

#### Read Cycle No. 1<sup>[12, 13]</sup>





- 7. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified


- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified loL/l<sub>OH</sub> and 100-pF load capacitance.
   At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
   t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
   The internal Write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a Write and either signal can terminate a Write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the Write.
   The minimum Write cycle time for Write cycle #3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>
- 12. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- 13. WE is HIGH for Read cycle.



# Switching Waveforms (continued)








- Address valid prior to or coinc<u>ide</u>nt with CE transition LOW.
   Data I/O is high impedance if OE = V<sub>IH</sub>.
   If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
   During this period, the I/Os are in output state and input signals should not be applied.




# Switching Waveforms (continued)

# Write Cycle No. 3 (WE Controlled, OE LOW) [11, 16]







# Typical DC and AC Characteristics






# Typical DC and AC Characteristics (continued)







#### **Truth Table**

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High-Z	Output Disabled	Active (I <sub>CC</sub> )


# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62256LL-55SNI	SN28	28-lead (300-Mil Narrow Body) Narrow SOIC	Industrial
	CY62256LL-55ZI	Z28	28-lead Thin Small Outline Package	
	CY62256LL-55SNE	SN28	28-lead (300-Mil Narrow Body) Narrow SOIC	Automotive
	CY62256LL-55ZE	Z28	28-lead Thin Small Outline Package	
	CY62256LL-55ZRE	ZR28	28-lead Reverse Thin Small Outline Package	
70	CY62256-70SNC	SN28	28-lead (300-Mil Narrow Body) Narrow SOIC	Commercial
	CY62256L-70SNC			
	CY62256LL-70SNC			
	CY62256L-70SNI			Industrial
	CY62256LL-70SNI			
	CY62256LL-70ZC	Z28	28-lead Thin Small Outline Package	Commercial
	CY62256LL-70ZI	Z28		Industrial
	CY62256-70PC	P15	28-lead (600-Mil) Molded DIP	Commercial
	CY62256L-70PC	P15		
	CY62256LL-70PC	P15		
	CY62256LL-70ZRI	ZR28	28-lead Reverse Thin Small Outline Package	Industrial




# **Package Diagrams**

#### 28-lead (600-mil) Molded DIP P15



## 28-lead (300-mil) SNC (Narrow Body) SN28







## Package Diagrams (continued)

#### 28-lead Thin Small Outline Package Type 1 (8 x 13.4 mm) Z28

NOTE: ORIENTATION IND MAY BE LOCATED EITHER AS SHOWN IN OPTION 1 OR OPTION 2



#### 28-lead Reverse Type 1 Thin Small Outline Package (8 x 13.4 mm) ZR28



All product and company names mentioned in this document are the trademarks of their respective holders.



	Document Title: CY62256 256K (32K x 8) Static RAM Document Number: 38-05248									
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change						
**	113454	03/06/02	MGN	Change from Spec number: 38-00455 to 38-05248 Remove obsolete parts from ordering info, standardize format						
*A	115227	05/23/02	GBI	Changed SN Package Diagram						
*B	116506	09/04/02	GBI	Added footnote 1. Corrected package description in Ordering Information table						
*C	238448	See ECN	AJU	Added Automotive product information						