


2.5 Ω , 1.8 V to 5.5 V, ±2.5 V Triple/Quad SPDT Switches in Chip Scale Packages

ADG786/ADG788

FEATURES

1.8 V to 5.5 V Single Supply ±2.5 V Dual Supply
2.5 Ω On Resistance
0.5 Ω On Resistance Flatness
100 pA Leakage Currents
19 ns Switching Times
Triple SPDT: ADG786
Quad SPDT: ADG788
20-Lead 4 mm × 4 mm Chip Scale Packages
Low Power Consumption
TTL/CMOS-Compatible Inputs
For Functionally-Equivalent Devices in 16-Lead TSSOP Packages, See ADG733/ADG734

FUNCTIONAL BLOCK DIAGRAMS



SWITCHES SHOWN FOR A LOGIC "1" INPUT

APPLICATIONS

Data Acquisition Systems Communication Systems Relay Replacement Audio and Video Switching Battery-Powered Systems

GENERAL DESCRIPTION

The ADG786 and ADG788 are low voltage, CMOS devices comprising three independently selectable SPDT (single pole, double throw) switches and four independently selectable SPDT switches respectively.

Low power consumption and operating supply range of 1.8 V to 5.5 V and dual ± 2.5 V make the ADG786 and ADG788 ideal for battery powered, portable instruments and many other applications. All channels exhibit break-before-make switching action preventing momentary shorting when switching channels. An EN input on the ADG786 is used to enable or disable the device. When disabled, all channels are switched OFF.

These multiplexers are designed on an enhanced submicron process that provides low power dissipation yet gives high switching speed, very low on resistance, high signal bandwidths and low leakage currents. On resistance is in the region of a few ohms, is closely matched between switches and very flat over the full signal range. These parts can operate equally well in either direction and have an input signal range which extends to the supplies.

The ADG786 and ADG788 are available in small 20-lead chip scale packages.

PRODUCT HIGHLIGHTS

- 1. Small 20-Lead 4 mm \times 4 mm Chip Scale Packages (CSP).
- 2. Single/Dual Supply Operation. The ADG786 and ADG788 are fully specified and guaranteed with 3 V \pm 10% and 5 V \pm 10% single supply rails, and ± 2.5 V \pm 10% dual supply rails.
- 3. Low On Resistance (2.5 Ω typical).
- 4. Low Power Consumption (<0.01 μ W).
- 5. Guaranteed Break-Before-Make Switching Action.

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2001

$\label{eq:additional} ADG786/ADG788-SPECIFICATIONS^{1} (V_{DD} = 5 \ V \ \pm \ 10\%, \ V_{SS} = 0 \ V, \ \text{GND} = 0 \ V, \ \text{unless otherwise noted.})$

	B Version				
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		0 V to V _{DD}	V		
On Resistance (R _{ON})	2.5	55	Ω typ	$V_{\rm S}$ = 0 V to $V_{\rm DD}$, $I_{\rm DS}$ = 10 mA;	
	4.5	5.0	$\Omega \max$	Test Circuit 1	
On-Resistance Match between		0.1	Ω typ	$V_{S} = 0 V$ to V_{DD} , $I_{DS} = 10 mA$	
Channels (ΔR_{ON})		0.4	$\Omega \max$	5 55 55	
On-Resistance Flatness (R _{FLAT(ON)})	0.5		Ω typ	$V_{S} = 0 V$ to V_{DD} , $I_{DS} = 10 mA$	
		1.2	$\Omega \max$		
LEAKAGE CURRENTS				V _{DD} = 5.5 V	
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V};$	
	±0.1	± 0.3	nA max	Test Circuit 2	
Channel ON Leakage I _D , I _S (ON)	±0.01		nA typ	$V_{\rm D} = V_{\rm S} = 1$ V, or 4.5 V;	
	±0.1	± 0.5	nA max	Test Circuit 3	
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.4	V min		
Input Low Voltage, V _{INL}		0.8	V max		
Input Current					
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}	
		± 0.1	µA max		
C _{IN} , Digital Input Capacitance	4		pF typ		
DYNAMIC CHARACTERISTICS ²					
t _{ON}	19		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;	
		34	ns max	$V_{S1A} = 3 \text{ V}, V_{S1B} = 0 \text{ V}, \text{ Test Circuit 4}$	
t _{OFF}	7		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;	
		12	ns max	$V_{\rm S} = 3$ V, Test Circuit 4	
ADG786 $t_{ON}(\overline{EN})$	20		ns typ	$R_{L} = 300 \Omega$, $C_{L} = 35 pF$;	
		40	ns max	$V_{s} = 3 V$, Test Circuit 5	
$t_{OFF}(\overline{EN})$	7		ns typ	$R_{L} = 300 \Omega$, $C_{L} = 35 pF$;	
		12	ns max	$V_{\rm S} = 3$ V, Test Circuit 5	
Break-Before-Make Time Delay, t _D	13		ns typ	$R_{L} = 300 \Omega$, $C_{L} = 35 pF$;	
		1	ns min	$V_S = 3 V$, Test Circuit 6	
Charge Injection	±3		pC typ	$V_{\rm S} = 2 \text{ V}, \text{ R}_{\rm S} = 0 \Omega, \text{ C}_{\rm L} = 1 \text{ nF};$	
	~~		15.	Test Circuit 7	
Off Isolation	-72		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; Test Circuit 8	
Channel-to-Channel Crosstalk	-67		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;	
Chamier to Chamier Crosstan			up typ	Test Circuit 9	
-3 dB Bandwidth	160		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 10	
C _S (OFF)	11		pF typ	f = 1 MHz	
$C_{\rm D}, C_{\rm S}$ (ON)	34		pF typ	f = 1 MHz	
POWER REQUIREMENTS				V _{DD} = 5.5 V	
I _{DD}	0.001		μA typ	Digital Inputs = 0 V or 5.5 V	
		1.0	µA max		

NOTES ¹Temperature range is as follows: B Version: -40°C to +85°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

SPECIFICATIONS¹ ($V_{DD} = 3 V \pm 10\%$, $V_{SS} = 0 V$, GND = 0 V, unless otherwise noted.)

	B Version -40°C				
Parameter	+25°C	-40 C to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		0 V to V_{DD}	V		
On Resistance (R _{ON})	6	22	Ω typ	$V_{\rm S}$ = 0 V to $V_{\rm DD}$, $I_{\rm DS}$ = 10 mA;	
	11	12	Ω max	Test Circuit 1	
On-Resistance Match between		0.1	Ω typ	$V_{\rm S} = 0$ V to $V_{\rm DD}$, $I_{\rm DS} = 10$ mA	
Channels (ΔR_{ON})		0.5	Ω max		
On-Resistance Flatness (R _{FLAT(ON)})		3	Ω typ	$V_{S} = 0 V$ to V_{DD} , $I_{DS} = 10 mA$	
LEAKAGE CURRENTS				V _{DD} = 3.3 V	
Source OFF Leakage I _S (OFF)	± 0.01		nA typ	$V_{\rm S} = 3 \text{ V}/1 \text{ V}, V_{\rm D} = 1 \text{ V}/3 \text{ V};$	
	± 0.1	± 0.3	nA max	Test Circuit 2	
Channel ON Leakage I _D , I _S (ON)	±0.01		nA typ	$V_{\rm S} = V_{\rm D} = 1$ V or 3 V;	
	± 0.1	± 0.5	nA max	Test Circuit 3	
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.0	V min		
Input Low Voltage, V _{INL}		0.8	V max		
Input Current		0.0	, max		
I _{INL} or I _{INH}	0.005		µA typ	$V_{IN} = V_{INL}$ or V_{INH}	
	0.000	± 0.1	$\mu A max$		
C _{IN} , Digital Input Capacitance	4	±0.1	pF typ		
DYNAMIC CHARACTERISTICS ²	-		Prop		
	28		ne typ	$R_L = 300 \Omega, C_L = 35 pF;$	
t _{on}	20	55	ns typ		
t	9	55	ns max	$V_{S1A} = 2 V, V_{S1B} = 0 V, \text{ Test Circuit 4} R_L = 300 \Omega, C_L = 35 \text{ pF};$	
t _{OFF}	9	16	ns typ	$V_{\rm L} = 300 \Omega_2, C_{\rm L} = 35 \text{pr},$ $V_{\rm S} = 2 \text{V}, \text{ Test Circuit 4}$	
$ADC796 + (\overline{EN})$	29	10	ns max		
ADG786 $t_{ON}(\overline{EN})$	29	60	ns typ	$R_L = 300 \Omega, C_L = 35 pF;$ $V_L = 2 V$ Test Circuit 5	
$t_{OFF}(\overline{EN})$	9	00	ns max	$V_{\rm S} = 2 \text{ V}$, Test Circuit 5 $P_{\rm s} = 300 \text{ O}$, $C_{\rm s} = 35 \text{ pF}$	
(UOFF(EIN)	9	16	ns typ	$R_L = 300 \Omega, C_L = 35 pF;$ $V_L = 2 V$ Tract Circuit 5	
Prook Potoro Mako Timo Dolou, t	22	10	ns max	$V_{\rm S} = 2$ V, Test Circuit 5 $R_{\rm L} = 300 \ \Omega$, $C_{\rm L} = 35$ pF;	
Break-Before-Make Time Delay, t_D	22	1	ns typ	$V_{\rm S} = 2 \text{ V}, \text{ Test Circuit } 6$	
Charge Injection	± 3	1	ns min		
Charge Injection	±3		pC typ	$V_S = 1 V$, $R_S = 0 \Omega$, $C_L = 1 nF$; Test Circuit 7	
Off Isolation	-72		dB typ		
	-12		ub typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; Test Circuit 8	
Channel-to-Channel Crosstalk	-67		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;	
Chamilei Ciusstain	-07			$R_L = 50.22, C_L = 5 \text{ pr}, 1 = 1 \text{ WHZ},$ Test Circuit 9	
–3 dB Bandwidth	160		MHz typ	$R_L = 50 \Omega, C_L = 5 pF$, Test Circuit 10	
C _s (OFF)	11		pF typ	f = 1 MHz	
$C_{\rm D}, C_{\rm S}$ (ON)	34		pF typ	f = 1 MHz	
POWER REQUIREMENTS			1 /1	V _{DD} = 3.3 V	
•	0.001		uA two	$v_{DD} = 3.3 V$ Digital Inputs = 0 V or 3.3 V	
I _{DD}	0.001	1.0	μA typ μA max	Digital inputs = 0 v of 3.5 v	
		1.0	µA max		

NOTES

¹Temperature ranges are as follows: B Version: -40 °C to +85 °C. ²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ADG786/ADG788-SPECIFICATIONS¹

DUAL SUPPLY (V_{DD} = +2.5 V ± 10%, V_{SS} = -2.5 V ± 10%, GND = 0 V, unless otherwise noted.)

	B Version			
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments
ANALOG SWITCH				
Analog Signal Range		V_{SS} to V_{DD}	V	
On Resistance (R _{ON})	2.5	. 33	Ω typ	$V_{\rm S} = V_{\rm SS}$ to $V_{\rm DD}$, $I_{\rm DS} = 10$ mA;
	4.5	5.0	Ω max	Test Circuit 1
On-Resistance Match between	1.0	0.1	Ω typ	$V_{\rm S} = V_{\rm SS}$ to $V_{\rm DD}$, $I_{\rm DS} = 10$ mA
Channels (ΔR_{ON})		0.4	Ω max	
On-Resistance Flatness ($R_{FLAT(ON)}$)	0.5	0.1	Ω typ	$V_{\rm S} = V_{\rm SS}$ to $V_{\rm DD}$, $I_{\rm DS} = 10$ mA
On resistance r lattess (replat(ON))	0.0	1.2	$\Omega \max$	$v_{\rm S} = v_{\rm SS} \cos v_{\rm DD}$, $v_{\rm DS} = 10 {\rm mm}$
LEAKAGE CURRENTS				$V_{DD} = +2.75 \text{ V}, \text{ V}_{SS} = -2.75 \text{ V}$
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_{\rm DD} = +2.15$ V/ $(+2.25$ V/ $+2.25$ V/ $+2.25$ V/ $+2.25$ V
Source of I Leakage IS (011)	± 0.01 ± 0.1	± 0.3	nA max	Test Circuit 2
Channel ON Leakage I _D , I _S (ON)	± 0.1 ± 0.01	±0.5	nA typ	$V_{\rm S} = V_{\rm D} = +2.25 \text{ V/}-1.25 \text{ V}$, Test Circuit 3
Channel Orv Leakage ID, 15 (Orv)	±0.01	± 0.5	nA max	$v_{\rm S} = v_{\rm D} = +2.25$ v/ 1.20 v, rest circuit o
	±0.1	±0.5	пл шал	
DIGITAL INPUTS			.	
Input High Voltage, V _{INH}		1.7	V min	
Input Low Voltage, V _{INL}		0.7	V max	
Input Current				
I _{INL} or I _{INH}	0.005		μA typ	$V_{\rm IN} = V_{\rm INL}$ or $V_{\rm INH}$
		± 0.1	μA max	
C _{IN} , Digital Input Capacitance	4		pF typ	
DYNAMIC CHARACTERISTICS ²				
t _{ON}	21		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
		35	ns max	$V_{S1A} = 1.5 \text{ V}, V_{S1B} = 0 \text{ V}, \text{ Test Circuit 4}$
t _{OFF}	10		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF;$
		16	ns max	$V_{\rm S} = 1.5$ V, Test Circuit 4
ADG786 $t_{ON}(\overline{EN})$	21		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF;$
		40	ns max	$V_{\rm S} = 1.5$ V, Test Circuit 5
$t_{OFF}(\overline{EN})$	10		ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF;$
		16	ns max	$V_{\rm S} = 1.5$ V, Test Circuit 5
Break-Before-Make Time Delay, t_D	13		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$;
-		1	ns min	$V_{\rm S} = 1.5$ V, Test Circuit 6
Charge Injection	±5		pC typ	$V_{S} = 0 V, R_{S} = 0 \Omega, C_{L} = 1 nF;$
				Test Circuit 7
Off Isolation	-72		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
				Test Circuit 8
Channel-to-Channel Crosstalk	-67		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$;
				Test Circuit 9
-3 dB Bandwidth	160		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 10
C _S (OFF)	11		pF typ	f = 1 MHz
$C_{\rm D}, C_{\rm S}$ (ON)	34		pF typ	f = 1 MHz
POWER REQUIREMENTS				$V_{DD} = +2.75 \text{ V}$
I _{DD}	0.001		μA typ	Digital Inputs = 0 V or 2.75 V
		1.0	µA max	o r
I _{SS}	0.001		µA typ	$V_{SS} = -2.75 V$
		1.0	$\mu A max$	Digital Inputs = 0 V or 2.75 V

NOTES

¹Temperature range is as follows: B Version: -40 °C to +85 °C. ²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

$(T_A = 25^{\circ}C \text{ unless otherwise noted})$
V_{DD} to V_{SS} $\hfill \ldots$ $\hfill 7$ V
V_{DD} to GND
V_{SS} to GND
Analog Inputs ² V_{SS} – 0.3 V to V_{DD} + 0.3 V or
30 mA, Whichever Occurs First
Digital Inputs ² -0.3 V to V _{DD} + 0.3 V or
30 mA, Whichever Occurs First
Peak Current, S or D 100 mA
(Pulsed at 1 ms, 10% Duty Cycle max)
Continuous Current, S or D 30 mA
Operating Temperature Range
Industrial (A, B Versions)40°C to +85°C

Storage Temperature Range65°C to +150°C
Junction Temperature 150°C
20 Lead CSP, θ_{JA} Thermal Impedance
Lead Temperature, Soldering (10 sec) 300°C
IR Reflow, Peak Temperature 220°C
NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at Å, EN, IN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG786/ADG788 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADG786BCP	-40°C to +85°C	Chip Scale Package (CSP)	CP-20
ADG788BCP	-40°C to +85°C	Chip Scale Package (CSP)	CP-20






Table I. ADG786 Truth Table

A2	A1	A0	ĒN	ON Switch
X	X	X	1	None
0	0	0	0	D1-S1A, D2-S2A, D3-S3A
0	0	1	0	D1-S1B, D2-S2A, D3-S3A
0	1	0	0	D1-S1A, D2-S2B, D3-S3A
0	1	1	0	D1-S1B, D2-S2B, D3-S3A
1	0	0	0	D1-S1A, D2-S2A, D3-S3B
1	0	1	0	D1-S1B, D2-S2A, D3-S3B
1	1	0	0	D1-S1A, D2-S2B, D3-S3B
1	1	1	0	D1-S1B, D2-S2B, D3-S3B


Table II. ADG788 Truth Table

Logic	Switch A	Switch B
0	OFF	ON
1	ON	OFF


TERMINOLOGY

V _{DD}	Most Positive Power Supply Potential
V _{SS}	Most Negative Power Supply in a Dual Supply Application. In single supply applications, this should be tied to ground close to the device.
I _{DD}	Positive Supply Current
I _{SS}	Negative Supply Current
GND	Ground (0 V) Reference
S	Source Terminal. May be an input or output
D	Drain Terminal. May be an input or output
IN	Logic Control Input
V_D (V_S)	Analog Voltage on Terminals D, S
R _{ON}	Ohmic Resistance between D and S
ΔR_{ON}	On Resistance Match between Any Two Channels, i.e., R _{ON} max – R _{ON} min.
$R_{\rm FLAT(ON)}$	Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.
I _S (OFF)	Source Leakage Current with the Switch "OFF"
I _D , I _S (ON)	Channel Leakage Current with the Switch "ON"
V _{INL}	Maximum Input Voltage for Logic "0"
V _{INH}	Minimum Input Voltage for Logic "1"
$I_{INL}(I_{INH})$	Input Current of the Digital Input
C _S (OFF)	"OFF" Switch Source Capacitance. Measured with reference to ground.
C _D , C _S (ON)	"ON" Switch Capacitance. Measured with reference to ground.
C _{IN}	Digital Input Capacitance
t _{ON}	Delay time measured between the 50% and 90% points of the digital inputs and the switch "ON" condition.
t _{OFF}	Delay time measured between the 50% and 90% points of the digital input and the switch "OFF" condition.
$t_{ON}(\overline{EN})$	Delay time between the 50% and 90% points of the $\overline{\mathrm{EN}}$ digital input and the switch "ON" condition.
$t_{OFF}(\overline{EN})$	Delay time between the 50% and 90% points of the $\overline{\mathrm{EN}}$ digital input and the switch "OFF" condition.
t _{OPEN}	"OFF" time measured between the 80% points of both switches when switching from one address state to another
Charge	A measure of the glitch impulse transferred Injection from the digital input to the analog output during switching.
Off Isolation	A measure of unwanted signal coupling through an "OFF" switch.
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
On Response	The Frequency Response of the "ON" Switch
Insertion Loss	The Loss Due to the ON Resistance of the Switch.


Typical Performance Characteristics-ADG786/ADG788




TPC 1. On Resistance as a Function of $V_D(V_S)$ for Single Supply




TPC 2. On Resistance as a Function of $V_D(V_S)$ for Dual Supply




TPC 4. On Resistance as a Function of $V_D(V_S)$ for Different Temperatures, Single Supply




TPC 5. On Resistance as a Function of $V_D(V_S)$ for Different Temperatures, Dual Supply




TPC 3. On Resistance as a Function of $V_D(V_S)$ for Different Temperatures, Single Supply




TPC 6. Leakage Currents as a Function of $V_D(V_S)$




TPC 7. Leakage Currents as a Function of $V_D(V_S)$




TPC 8. Leakage Currents as a Function of $V_D(V_S)$




TPC 9. Leakage Currents as a Function of Temperature




TPC 10. Leakage Currents as a Function of Temperature




TPC 11. t_{ON}/t_{OFF} Times vs. Temperature




TPC 12. On Response vs. Frequency




TPC 13. Input Current, I_{DD} vs. Switching Frequency



TPC 14. Off Isolation vs. Frequency





TPC 15. Crosstalk vs. Frequency




TPC 16. Charge Injection vs. Source Voltage


Test Circuits









Test Circuit 5. Enable Delay, t_{ON} (\overline{EN}), t_{OFF} (\overline{EN})




Test Circuit 6. Break-Before-Make Delay, t_{OPEN}




Test Circuit 7. Charge Injection



Test Circuit 8. OFF Isolation



Test Circuit 9. Channel-to-Channel Crosstalk




Test Circuit 10. Bandwidth


Power Supply Sequencing

When using CMOS devices, care must be taken to ensure correct power supply sequencing. Incorrect sequencing can result in the device being subjected to stresses beyond those maximum ratings listed in the data sheet. Digital and analog inputs should be applied to the device after supplies and ground. In dual supply applications, if digital and analog inputs may be applied prior to V_{DD} and V_{SS} supplies, the addition of a Schottky diode connected between V_{SS} and GND will ensure that the device powers on correctly. For single supply applications, V_{SS} should be tied to GND as close to the device as possible.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).





中发网 WWW.ZFA.CN

全球最大的PDF中文下载站

中发网



PDF 资料下载尽在中发网

版权所有 中发飞钩 京ICP证041662号 🛞 Copyright © 2004-2005 www.zfi.cn All Rights Reserved Downloaded from 客服教线、辞机 C755-83278916, 83278919, 北京 010-628538898, 82836888