

LC79400D

Dot Matrix LCD Driver

Overview

The LC79400D is a large-scale dot matrix LCD segment driver LSI. Display data transferred from the controller (4-bit parallel format) is processed through 80-bit latching and a LCD drive signal is generated. The LC79400D can be used in conjunction with common driver LC7943D (QIP80D) as well as LC79430D (QIP100D) and LC79431D (QIP100D) to drive a wide-screen LCD panel.

Features

- On-chip LCD drive circuit (80 bits)
- Display duty selection ranging from 1/64 to 1/256
- Supports use of chip disable pin for lower large panel power supply dissipation
- Supports externally supplied bias voltage
- Operating power supply voltage/operating temperature include

$$\begin{split} &V_{DD} \text{ (logic block)} & : 5 \text{ V} \pm 10 \text{ %} \text{ /} -20 \text{ to } +75 \text{ °C} \\ &V_{DD}\text{-}V_{EE} \text{ (LCD block)} & : 12 \text{ V} \text{ to } 32 \text{ V} \text{ /} -20 \text{ to } +75 \text{ °C} \end{split}$$

- Data transfer clock provides maximum 3.0 MHz and supports bidirectional shift
- 4-bit parallel data input
- CMOS process
- 100-pin flat plastic package

Specifications

Absolute Maximum Ratings at $Ta = 25\pm2^{\circ}C, V_{SS} = 0 \text{ V}$


Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage (logic)	V _{DD} max		-0.3 to +7.0	V
Maximum supply voltage (LCD)	V _{DD} - V _{EE} max*1		0 to 35	V
Maximum input voltage	V _I max		-0.3 to V _{DD} + 0.3	V
Storage temperature range	Tstg		-40 to +125	°C

Note: 1. The voltages V_1 , V_3 , V_4 , V_7 , V_{DD} and V_{EE} must obey the relationships: $V_{DD} \ge V1 > V3 > V4 > VEE$, $V_{DD} - V3 \le 7V$, $V4 - V_{EE} \le 7V$.

Package Dimensions

unit: mm

3180-QFP100D



Allowable Operating Ranges at Ta = -20 to $+75^{\circ}C$, $V_{SS} = 0$ V

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage (logic)	V _{DD}		4.5		5.5	V
Supply voltage (LCD)	V _{DD} - V _{EE}	*2 *3	12		32	V
Input high-level voltage	V _{IH}	DI1 to 4, CP, LOAD, CDR, CDL R/L, M, DISP OFF	0.8 V _{DD}			V
Input low-level voltage	V _{IL}	DI1 to 4, CP, LOAD, CDR, CDL R/L, M, DISP OFF			0.2 V _{DD}	V
CP (shift clock)	f _{CP}	СР			3.0	MHz
CP (pulse width)	f _{WC}	СР	100			ns
LOAD pulse width	t _{WL}	LOAD	100			ns
Setup time	tSETUP	DI1 to $4 \rightarrow CP$	80			ns
Hold time	t _{HOLD}	DI1 to $4 \rightarrow CP$	80			ns
CP → LOAD	t _{CL} 1	$CP \to LOAD$	0			ns
CP → LOAD	t _{CL} 2	$CP \to LOAD$	100			ns
$LOAD \to CP$	t _{LC}	$LOAD \to CP$	63			ns
	t _R	СР			50	ns
Rise/Fall time	t _F	СР			50	ns
	t _{RL}	LOAD			50	ns
	t _{FL}	LOAD			50	ns

Note: 2. The voltages V_1 , V_3 , V_4 , V_7 , V_{DD} and V_{EE} must obey the relationships: $V_{DD} \ge V1 > V3 > V4 > V_{EE}$, $V_{DD} - V3 \le 7V$, $V4 - V_{EE} \le V_{DD} = V3 \le 7V$, $V4 - V_{EE} \le V_{DD} = V3 \le 7V$, $V4 - V_{EE} \le V_{DD} = V3 \le 7V$, $V4 - V_{EE} \le V_{DD} = V3 \le 7V$, $V4 - V_{EE} \le V_{DD} = V3 \le 7V$, $V4 - V_{EE} \le V_{DD} = V3 \le 7V$, $V4 - V_{EE} \le V_{DD} = V3 \le 7V$, $V4 - V_{EE} \le V_{DD} = V3 \le 7V$, $V4 - V_{EE} \le V_{DD} = V3 \le 7V$, $V4 - V_{EE} \le V_{DD} = V3 \le 7V$, $V4 - V_{EE} \le V_{DD} = V3 \le 7V$, $V4 - V_{DD} = V$

Electrical Characteristics at $Ta = 25\pm2^{\circ}C$, $V_{SS} = 0$ V, $V_{DD} = 5$ V $\pm10\%$

Parameter	Symbol	Conditions	min	typ	max	Unit
Input high-level current I _{IH}		$V_{IN} = V_{DD}$; LOAD, CP, CDR (CDL), R/L, DI1 to DI4, M, \overline{DISP} OFF			1	μА
Input low-level current I _{IL}		V _{IN} = V _{SS} ; LOAD, CP, CDR (CDL), R/L, DI1 to DI4, M, DISP OFF	-1			μA
Output high-level voltage	V _{OH}	I _{OH} = -400 μA; CDL (CDR)	V _{DD} - 0.4			V
Output low-level voltage	V _{OL}	I _{OL} = 400 μA; CDL (CDR)			0.4	V
Driver or resister	R _{ON} 1	$V_{DD} - V_{EE} = 30 \text{ V}, V_{DE} - V_{O} = 0.5 \text{ V}^{*+};$ O1 to O80		1.5	3.0	kΩ
Driver on resistor	R _{ON} 2	$V_{DD} - V_{EE} = 20 \text{ V}, V_{DE} - V_{O} = 0.5 \text{ V}^{*4};$ O1 to O80		2.0	3.5	kΩ
Standby current dissipation	I _{ST}	CDR (CDL) = V_{DD} , $V_{DD} - V_{EE} = 30 \text{ V}$ CP = 3.0 MHz, no-load output: V_{SS}			200	μА
	I _{SS} *⁵	V _{DD} – V _{EE} = 30 V, CP = 3 MHz, LOAD = 14 kHz, M = 35 Hz; V _{SS}			4.0	mA
Operation current dissipation	I _{SS*6}	V _{DD} – V _{EE} = 30 V, CP = 3 MHz, LOAD = 14 kHz, M = 35 Hz; V _{EE}			0.1	mA
Input capacity	CI	f = 3.0 MHz; CP		5		pF

Note: 4. $V_{DE} = V1$ or V3 or V4 or V_{EE} , V1 = V_{DD} , V3 = 15/17 (V_{DD} - V_{EE}), V4 = 2/17 (V_{DD} - V_{EE})


- 5. I_{SS} current flows from V_{DD} to V_{SS}.
 6. I_{EE} current flows from V_{DD} to V_{EE}.

Switching Characteristics at Ta = 25±2°C, V_{SS} = 0 V, V_{DD} = 5 V±10%


Parameter	Symbol	Conditions	min	typ	max	Unit
Output delay time	t _D	Load = 15 pF; CDR (CDL)			200	ns

^{3.} When applying power, apply power to the LCD drive block after applying power to the logic block or apply power to both the blocks simultaneously. When turning off power, turn off power to the logic block after turning off power to the LCD drive block or turn off power to both the blocks simultaneously.

Pin Assignment



Equivalent Circuit Block Diagram




LC79400D


Pin Descriptions


Pin No	Pin name	Input/Output	Functions					
90	V _{DD}		V _{DD} and V _{SS} : Power supply for logic section					
92	V_{SS}	Power supply						
83	V_{EE}		V _{DD} and V _{EE} : Power supply for LCD drive circuit					
86	V1		LCD drive level power supply					
85	V3	Power supply	V1 and V _{EI}	E: Select leve	el			
84	V4		V3 and V4	: Nonselect	level			
97	СР	Input	Display da	ta shift clock	(triggering	on the trailir	ng edge)	
81	CDR	Input/Output	Chip disab	le pin				
100	CDL	Input/Output	H level : D	ata not acce	pted			
			L level : D	ata accepted	t			
			Pin Name	Input/Outp	ut R/L		Pin Description	
			CDR	Input	L	Control inpu	ut pin for the IC's internal disable F/F.	
			CDL	Output		Output pin	of the IC's internal disable F/F. to the next stage CDR pin when g a cascade connection.	
			CDL	Input	Н	Control inpu	ut pin for the IC's internal disable F/F.	
			CDR	Output		Connects	of the IC's internal disable F/F. to the next stage CDL pin when g a cascade connection.	
99	LOAD	Input	Display data latch clock (triggering on the trailing edge). On the trailing edge, output levels switch in response to the particular combination of display data, M and DISP OFF signals.					
93	DI4	Input	R/L		Input data	a and latch	address	
94	DI3							
95 96	DI2 DI1		L	01 02 03 04 05 08 07 08 077 078 079 080				
			н	DI1 02 01 02 013 014		6 07 08	077 076 079 080	
88	М	Input		output altern			, ann	
91	R/L	Input	Input pin which performs input/output switching for CDR and CDL pins and directional shift for 4-bit parallel input data.					
1	O1	Output	LCD drive	output				
2	02							
							DISP OFF signal can be used	
			to create o	utput levels a			٦	
			M	Q	DISP OFF	Output		
79	O79		L	L	Н	V3		
80	O80		L	Н	Н	V1		
			Н	L	Н	V4	*Don't care	
			Н	Н	Н	V _{EE}	(To be set to either "H" or "L")	
			*	*	L	V1		
89	DISP OFF	Input					 V1 level is output from O1 to val (See logic table). 	

Operation Timing (for R/L = H)




Time Chart (1/200 Duty 1/15 Bias)Switching Characteristics





Switching Characteristics



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 1997. Specifications and information herein are subject to change without notice.