## FEATURES

## Two Differential Analog Input Channels Product of Two Channels <br> Voltage-to-Frequency Conversion on a Single Channel Real Power Measurement Capability <br> < 0.2\% Error Over the Range 400\% Ibasic to 2\% Ibasic <br> Two or Four Quadrant Operation (Positive and Negative Power) <br> Gain Select of 1 or 16 on the Current Channel (Channel 1) <br> Choice of On-Chip or External Reference <br> Choice of Output Pulse Frequencies Available <br> (Pins F1 and F2)

High Frequency Pulse Output for Calibration Purposes
(Fout)
HPF on Current Channel for Offset Removal
Single 5 V Supply and Low Power

## GENERAL DESCRIPTION

The AD 7750 is a Product-to-F requency C onverter (PFC) that can be configured for power measurement or voltage-tofrequency conversion. The part contains the equivalent of two channels of A/D conversion, a multiplier, a digital-to-frequency converter, a reference and other conditioning circuitry. C hannel 1 has a differential gain amplifier with selectable gains of 1 or 16 . C hannel 2 has a differential gain amplifier with a gain of 2 . A highpass filter can be switched into the signal path of $C$ hannel 1 to remove any offsets.
The outputs F1 and F2 are fixed width ( 275 ms ) logic low going pulse streams for output frequencies less than 1.8 Hz . A range of output frequencies is available and the frequency of F 1 and F 2 is proportional to the product of $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$. These outputs are suitable for directly driving an electromechanical pulse counter or full stepping two phase stepper motors. The outputs can be configured to represent the result of four-quadrant multiplication (i.e., Sign and $M$ agnitude) or to represent the result of a two quadrant multiplication (i.e., M agnitude Only). In this configuration the outputs are always positive regardless of the input polarities. In addition, there is a reverse polarity indicator output that becomes active when negative power is detected in the M agnitude O nly M ode, see Reverse Polarity Indicator.

The error as a percent (\%) of reading is less than 0.3\% over a dynamic range of 1000:1.

The AD 7750 is fabricated on $0.6 \mu \mathrm{CM}$ OS technology; a process that combines low power and low cost.

REV. 0

[^0]FUNCTIONAL BLOCK DIAGRAM


## PRODUCT HIGHLIGHTS

1. The part can be configured for power measurement or voltage-to-frequency conversion.
2. The output format and maximum frequency is selectable; from low-frequency outputs, suitable for driving stepper motors, to higher frequency outputs, suitable for calibration and test.
3. There is a reverse polarity indicator output that becomes active when negative power is detected in the $M$ agnitude Only M ode.
4. Error as a \% of reading over a dynamic range of $1000: 1$ is <0.3\%.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 1997

| Parameter | A Version $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Units | Test Conditions/Comments |
| :---: | :---: | :---: | :---: |
| ACCURACY <br> M easurement Error ${ }^{1}$ <br> G ain = 1 <br> Gain $=16$ <br> Phase Error Between Channels <br> Phase Lead $40^{\circ}(P F=+0.8)$ <br> Phase Lag $60^{\circ}(P F=-0.5)$ <br> F eedthrough Between Channels Output F requency Variation (F OUT) <br> Power Supply Rejection Output Frequency Variation (F out) | $\begin{aligned} & 0.2 \\ & 0.3 \\ & 0.2 \\ & 0.4 \\ & \pm 0.2 \\ & \pm 0.2 \\ & \\ & 0.0005 \\ & \\ & 0.03 \end{aligned}$ | \% Reading max <br> \% Reading max <br> \% Reading max <br> \% Reading max <br> D egrees $\left({ }^{\circ}\right)$ max <br> D egrees $\left({ }^{\circ}\right)$ max <br> \% Full-Scale max <br> \% Full-Scale max | Channel 2 with Full-Scale Signal <br> M easured Over a Dynamic Range on Channel 1 of 500:1 <br> M easured Over a Dynamic Range on Channel 1 of 1000:1 <br> M easured Over a D ynamic Range on C hannel 1 of 500:1 <br> M easured Over a Dynamic Range on Channel 1 of 1000:1 <br> CLKIN $=3.58 \mathrm{M} \mathrm{Hz}$, Line F requency $=50 \mathrm{~Hz}$ <br> HPF Filter On, ACDC = 1 <br> HPF Filter On, ACDC = 1 <br> HPF Filter On, ACDC $=1, \mathrm{M}$ ode 3 , C hannel $1=0 \mathrm{~V}$ <br> Channel $2=500 \mathrm{mV}$ rms at 50 Hz <br> HPF Filter On, ACDC = 1, M ode 3, C hannel $1=0 \mathrm{~V}$ <br> C hannel $2=500 \mathrm{mV}$ rms, Power Supply Ripple <br> 250 mV at 50 Hz . See Figures 1 and 3. |
| ANALOG INPUTS <br> M aximum Signal Levels <br> Input Impedance (DC) <br> Bandwidth <br> Offset Error <br> G ain Error <br> G ain Error M atch | $\begin{aligned} & \pm 1 \\ & 400 \\ & 3.5 \\ & \pm 10 \\ & \pm 4 \\ & \pm 0.3 \end{aligned}$ | V max <br> $k \Omega$ min <br> kHz typ <br> mV typ <br> \% Full-Scale typ <br> \% Full-Scale typ | On Any Input, $\mathrm{V}_{1+1}, \mathrm{~V}_{1-}, \mathrm{V}_{2+}$ and $\mathrm{V}_{2-}$. See Analog Inputs. CLKIN $=3.58 \mathrm{MHz}$ <br> CLKIN $=3.58 \mathrm{MHz}$, CLKIN $/ 1024$ |
| REFERENCE INPUT <br> REF ${ }_{\text {IN }}$ Input Voltage Range <br> Input Impedance | $\begin{aligned} & 2.7 \\ & 2.3 \\ & 50 \end{aligned}$ | V max <br> $V$ min <br> $k \Omega$ min | $\begin{aligned} & 2.5 V+8 \% \\ & 2.5 \mathrm{~V}-8 \% \end{aligned}$ |
| ON-CHIP REFERENCE R eference Error Temperature C oefficient | $\begin{aligned} & \pm 200 \\ & 55 \end{aligned}$ | mV max ppm $/{ }^{\circ} \mathrm{C}$ typ | Nominal 2.5 V |
| CLKIN Input Clock Frequency | $\begin{aligned} & 4.5 \\ & 2 \end{aligned}$ | M Hz max M Hz min |  |
| LOGIC INPUTS <br> FS, S1, S2, ACDC and G1 <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ <br> Input L ow Voltage, $\mathrm{V}_{\text {INL }}$ <br> Input C urrent, $\mathrm{I}_{\mathrm{IN}}$ <br> Input C apacitance, $\mathrm{C}_{\text {IN }}$ <br> CLKIN <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ Input Low Voltage, $\mathrm{V}_{\text {INL }}$ | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \pm 10 \\ & 10 \\ & \\ & 4 \\ & 0.4 \end{aligned}$ | $V$ min <br> V max <br> $\mu \mathrm{A}$ max <br> pF max <br> $V$ min <br> V max | $\begin{aligned} & \mathrm{V}_{D D}=5 \mathrm{~V} \pm 5 \% \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\text {ypically }} 10 \mathrm{nA}, \mathrm{~V}_{I N}=0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}} \end{aligned}$ |
| LOGIC OUTPUTS ${ }^{2}$ <br> F1 and F 2 <br> Output High Voltage, $\mathrm{V}_{\mathrm{OH}}$ <br> Output Low Voltage, $\mathrm{V}_{\text {OL }}$ <br> Fout and REVP <br> Output High Voltage, $\mathrm{V}_{\mathrm{OH}}$ <br> Output Low Voltage, $\mathrm{V}_{\mathrm{OL}}$ <br> High Impedance Leakage C urrent High Impedance C apacitance | $\begin{aligned} & 4.3 \\ & 0.5 \\ & \\ & 4 \\ & \\ & 0.4 \\ & \pm 10 \\ & 15 \end{aligned}$ | $V$ min <br> V max <br> $V$ min <br> V max $\mu \mathrm{A}$ max pF max | $\begin{aligned} & I_{\text {SOURCE }}=8 \mathrm{~mA} \\ & \mathrm{~V}_{\text {DD }}=5 \mathrm{~V} \\ & \mathrm{I}_{\text {SINK }}=8 \mathrm{~mA} \\ & \mathrm{~V}_{\text {DD }}=5 \mathrm{~V} \\ & \\ & \mathrm{I}_{\text {SOURCE }}=1 \mathrm{~mA} \\ & \mathrm{~V}_{\text {DD }}=5 \mathrm{~V} \pm 5 \% \\ & \mathrm{I}_{\text {SINK }}=200 \mu \mathrm{~A} \\ & \mathrm{~V}_{\text {DD }}=5 \mathrm{~V} \pm 5 \% \end{aligned}$ |


| Parameter | A Version $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Units | Test Conditions/Comments |
| :---: | :---: | :---: | :---: |
| POWER SUPPLY $\begin{aligned} & V_{D D} \\ & I_{D D} \end{aligned}$ | $\begin{aligned} & 4.75 \\ & 5.25 \\ & 5.5 \end{aligned}$ | $V$ min <br> V max <br> mA max | For Specified Performance, Digital Input @ AGND or $\mathrm{V}_{\mathrm{DD}}$ $\begin{aligned} & 5 V-5 \% \\ & 5 V+5 \% \end{aligned}$ <br> Typically 3.5 mA |

NOTES
${ }^{1}$ See plots in Typical Performance Graphs.
${ }^{2}$ External current amplification/drive should be used if higher current source and sink capabilities are required, e.g., bipolar transistor.
All specifications subject to change without notice.

## T|MING CHARACTERIST|CS ${ }^{1,2} \begin{aligned} & \left(V_{D D}=5 \mathrm{~V}, \operatorname{AGND}=0 \mathrm{~V}, \mathrm{DVDD}=0 \mathrm{~V} \text {, REFIN = REFOUT. All specifications } \mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }}\right. \\ & \text { unless otherwise noted. })\end{aligned}$

| Parameter | A Version | Units | Test Conditions/Comments |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}{ }^{3}$ | 275 | ms | F1 and F2 Pulsewidth (Logic Low) |
| $\mathrm{t}_{2}$ | See T able I | S | O utput Pulse Period. See T ablel to D etermine the O utput F requency |
| $t_{3}$ | $\mathrm{t}_{2} / 2$ | S | Time Between F 1 Falling Edge and F2 F alling Edge |
| $\mathrm{t}_{4}{ }^{3}$ | 90 | ms | F out Pulsewidth (Logic High) |
| $\mathrm{t}_{5}$ | See T able I | S | Fout Pulse Period. See Table I to D etermine the Output Frequency |
| $\mathrm{t}_{6}$ | CLKIN/4 | S | M inimum T ime Between F1 and F2 Pulse |

## NOTES

${ }^{1}$ Sample tested during initial release and after any redesign or process change that may affect this parameter.
${ }^{2}$ See Figure 18.
${ }^{3}$ The pulsewidths of F1, F2 and F OUT are not fixed for higher output frequencies. See the Digital-to-F requency Converter (DTF) section for an explanation. Specifications subject to change without notice.
ABSOLUTE MAXIMUM RATINGS*
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)
$V_{D D}$ to $A G N D$ ..... -0.3 V to +7 V
$V_{D D}$ to DGND ..... -0.3 V to +7 V
Analog Input Voltage to AGND
$\mathrm{V}_{1+}, \mathrm{V}_{1-}, \mathrm{V}_{2+}$ and $\mathrm{V}_{2-}$ ..... -6 V to +6 V
Reference Input Voltage to AGND .... -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Digital Input Voltage to DGND ..... -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Digital Output Voltage to DGND ..... -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Operating T emperature $R$ ange
Commercial (A Version) ..... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage T emperature Range ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature ..... $+150^{\circ} \mathrm{C}$
20-L ead SOIC Package, Power Dissipation ..... 450 mW
$\theta_{\mathrm{JA}}$ Thermal Impedance ..... $74^{\circ} \mathrm{C} / \mathrm{W}$
Vapor Phase ( 60 sec ) ..... $+215^{\circ} \mathrm{C}$
Infrared (15 sec) ..... $+220^{\circ} \mathrm{C}$
20-L ead Plastic DIP, Power Dissipation ..... 450 mW
$\theta_{\mathrm{JA}}$ Thermal Impedance ..... $102^{\circ} \mathrm{C} / \mathrm{W}$
Vapor Phase ( 60 sec ) ..... $+215^{\circ} \mathrm{C}$
Infrared (15 sec) ..... $+220^{\circ} \mathrm{C}$

* Stresses above those listed under Absolute $M$ aximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## ORDERING GUIDE

| Model | Temperature <br> Range | Package <br> Description | Package <br> Options |
| :--- | :--- | :--- | :--- |
| AD 7750AN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-L ead Plastic DIP | $\mathrm{N}-20$ |
| AD 7750AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-L ead Wide Body SOIC | $\mathrm{R}-20$ |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 7750 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

| Pin <br> No. | Mnemonic | Descriptions |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\text {D }}$ | Power Supply Pin, 5 V nominal $\pm 5 \%$ for specifications. |
| 2 | G 1 | G ain Select, Digital Input. This input selects the gain for the Channel 1 differential input. When G 1 is low, the gain is 1 and when G 1 is high, the gain is 16 . See Analog Inputs section. |
| 3, 4 | $\mathrm{V}_{1(+)}, \mathrm{V}_{1(-)}$ | C hannel 1 Differential Inputs. See the A nalog Inputs section for an explanation of the maximum input signal ranges. Channel 1 has selectable gains of 1 and 16 . The absolute maximum rating is $\pm 6 \mathrm{~V}$ for each pin. The recommended clamp voltage for external protection circuitry is $\pm 5 \mathrm{~V}$. |
| 5 | AGND | The Analog Ground reference level for Channels 1 and 2 differential input voltages. Absolute voltage range relative to $D G N D$ pin is -20 mV to +20 mV . The Analog Ground of the PCB should be connected to digital ground by connecting the AGND pin and DGND pin together at the DGND pin. |
| 6, 7 | $\mathrm{V}_{2(+)}, \mathrm{V}_{2(-)}$ | C hannel 2 Differential Inputs. See the A nalog Inputs section for an explanation of the maximum input signal ranges. Channel 2 has a fixed gain of 2 . The absolute maximum rating is $\pm 6 \mathrm{~V}$ for each pin. $T$ he recommended clamp voltage for external protection circuitry is $\pm 5 \mathrm{~V}$. |
| 8 | REFOUT | Internal Reference Output. The AD 7750 can use either its own internal 2.5 V reference or an external reference. For operation with the internal reference this pin should be connected to the REFIN pin. |
| 9 | REFIN | Reference Input. The AD 7750 can use either its own internal 2.5 V reference or an external reference. F or operation with an external reference, a $2.5 \mathrm{~V} \pm 8 \%$, reference should be applied at this pin. For operation with an internal reference, the REFOUT pin should be connected to this input. For both internal or external reference connections, an input filtering capacitor should be connected between the REFIN pin and Analog Ground. |
| 10 | DGND | The G round and Substrate Supply Pin, 0 V . T his is the reference ground for the digital inputs and outputs. These pins should have their own ground return on the PCB, which is joined to the A nalog G round reference at one point, i.e., the DGND pin. |
| 11 | FS | Frequency Select, Digital Input. This input, along with S1 and S2, selects the operating mode of the AD 7750-see T able I. |
| 13, 12 | S1, S2 | M ode Selection, Digital Inputs. These pins, along with FS, select the operating mode of the AD 7750see T able I. |
| 14 | ACDC | High-Pass Filter Control Digital Input. When this pin is high, the high-pass filter is switched into the signal path of $C$ hannel 1 . When this pin is low, the high-pass filter is removed. $N$ ote when the filter is off there is a fixed time delay between channels; this is explained in the Functional Description section. |
| 15 | CLKIN | An external clock can be provided at this pin. Alternatively, a crystal can be connected across CLKIN and CLK OUT for the clock source. The clock frequency is 3.58 M Hz for specified operation. |
| 16 | CLKOUT | When using a crystal, it must be connected across CLKIN and CLKOUT. The CLKOUT can drive only one CM OS load when CLKIN is driven externally. |
| 17 | REVP | Reverse Polarity, Digital Output. This output becomes active high when the polarity of the signal on C hannel 1 is reversed. This output is reset to zero at power-up. This output becomes active only when there is a pulse output on F 1 or F2. See Reverse Polarity Indicator section. |
| 18 | $\mathrm{F}_{\text {OUt }}$ | High-Speed Frequency Output. This is also a fixed-width pulse stream that is synchronized to the AD 7750 CLKIN. The frequency is proportional to the product of Channel 1 and Channel 2 or the signal on either channel, depending on the operating mode-see Table I. The output format is an active high pulse approximately 90 ms wide-see Digital-to-F requency Conversion section. |
| 20, 19 | F1, F 2 | F requency O utputs. F1 and F2 provide fixed-width pulse streams that are synchronized to the AD 7750 CLKIN. The frequency is proportional to the product of Channel 1 and C hannel $2-$ see Table I. The output format is an active low pulse approximately 275 ms wide- see D igital-to-F requency Conversion section. |

## PIN CONFIGURATION SOIC and DIP



## Typical Performance Characteristics



Figure 1. $P S R$ as a Function of $V_{D D} 50 \mathrm{~Hz}$ Ripple


Figure 2. Phase Error as a Function of Line Frequency


Figure 4. Error as a Percentage (\%) of Reading Over a Dynamic Range of 1000, Gain =1


Figure 5. Error as a Percentage (\%) of Reading Over a Dynamic Range of 1000, Gain $=16$


Figure 6. Measurement Error vs. Input Signal Level and Varying V $V_{D D}$ with Channel 1, Gain $=1$


Figure 7. Measurement Error vs. Input Signal Level and Varying $V_{D D}$ with Channel 1, Gain $=16$

## ANALOG INPUTS

The analog inputs of the AD 7750 are high impedance bipolar voltage inputs. The four voltage inputs make up two truly differential voltage input channels called $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$. As with any ADC, an antialiasing filter or low-pass filter is required on the analog input. The AD 7750 is designed with a unique switched capacitor architecture that allows a bipolar analog input with a single 5 V power supply. T he four analog inputs $\left(\mathrm{V}_{1+}, \mathrm{V}_{1-}, \mathrm{V}_{2+}, \mathrm{V}_{2-}\right)$ each have a voltage range from -1.0 V to +1.0 V . T his is an absolute voltage range and is relative to the ground (AGND) pin. This ground is nominally at a potential of 0 V relative to the board level ground. Figure 8 shows a very simplified diagram of the analog input structure. When the analog input voltage is sampled, the switch is closed and a very small sampling capacitor is charged up to the input voltage. T he resistor in the diagram can be thought of as a lumped component made up of the on resistance of various switches.


Figure 8. Equivalent Analog Input Circuit

## Analog Inputs Protection Circuitry

The analog input section also has protection circuitry. Since the power supply rails are 0 V to 5 V , the analog inputs can no longer be clamped to the supply rails by diodes. Thus, the internal protection circuitry monitors the current paths during a fault condition and protects the device from continuous overvoltage, continuous undervoltage and ESD events. The maximum overvoltage the AD 7750 analog inputs can withstand without causing irreversible damage is $\pm 6 \mathrm{~V}$ relative to AGND pin.
In the case of continuous overvoltage and undervoltage the series resistance of the antialiasing filter can be used to limit input current. The total input current in the case of a fault should be limited to 10 mA .
For normal operation of the AD 7750 there are two further restrictions on the signal levels presented to the analog inputs.

1. The voltage on any input relative to the AGND pin must not exceed $\pm 1 \mathrm{~V}$.
2. The differential voltage presented to the ADC (Analog M odulator) must not exceed $\pm 2 \mathrm{~V}$.

In Figure 12 , Channel 1 has a peak voltage on $\mathrm{V}_{1+}$ and $\mathrm{V}_{1-}$ of $\pm 1 \mathrm{~V}$. These signals are not gained ( $\mathrm{G} 1=0$ ) and so the differential signal presented to the modulator is $\pm 2 \mathrm{~V}$. However, Channel 2 has an associated gain of two and so care must be taken to ensure the modulator input does not exceed $\pm 2 \mathrm{~V}$. Therefore, the maximum signal voltage that can appear on $\mathrm{V}_{2+}$ and $\mathrm{V}_{2-}$ is $\pm 0.5 \mathrm{~V}$.
The difference between single-ended and complementary differential input schemes is shown in the diagram below, Figure 9. For a single-ended input scheme the V - input is held at the same potential as the AGND Pin. T he maximum voltages can then be applied to the $\mathrm{V}+$ input are shown in Figures 10 and 11. An example of this input scheme uses a shunt resistor to convert the line current to a voltage that is then applied to the $\mathrm{V}_{1+}$ input of the AD 7750.
An example of the complementary differential input scheme uses a current transformer to convert the line current to a voltage that is then applied to $\mathrm{V}_{1+}$ and $\mathrm{V}_{1 \text {. }}$. With this scheme the voltage on the $V+$ input is always equal to, but of opposite polarity to the voltage on V -. T he maximum voltage that can be applied to the inputs of the AD 7750 using this scheme is shown in Figures 12 and 13.
$N$ ote that the common mode of the analog inputs must be driven. The output terminals of the CT are, therefore, referenced to ground.


Figure 9. Examples of Complementary and SingleEnded Input Schemes


Figure 10. Maximum Input Signals with Respect to AGND for a Single-Ended Input Scheme, G1 =0


Figure 11. Maximum Input Signals with Respect to AGND for a Single-Ended Input Scheme, G1 =1


Figure 12. Maximum Input Signals for a Complementary Input Scheme, G1 =0


Figure 13. Maximum Input Signals for a Complementary Input Scheme, G1 =1

## DETERMINING THE OUTPUT FREQUENCIES OF THE AD 7150

$\mathrm{F}_{\text {OUt }}, \mathrm{F} 1$ and F 2 are the frequency outputs of the AD 7750. The output frequencies of the AD 7750 are a multiple of a binary fraction of the master clock frequency CLKIN. This binary fraction of the master clock is referred to as $\mathrm{F}_{\text {MAX }}$ in this data
sheet. $F_{\text {MAX }}$ can have one of two values, $F_{\text {MAX1 }}$ and $F_{M A X 2}$, depending on which mode of operation the AD 7750 is in. The operating modes of the AD 7750 are selected by the logic inputs FS, S2 and S1. The table below outlines the $\mathrm{F}_{\text {max }}$ frequencies and the transfer functions for the various operating modes of the AD 7750.

Table I. Operating Mode

| Mode | FS | S2 | S1 | Mode Description | F1, F2 ${ }^{1}$ (Hz) | $\mathrm{Fout}^{1}$ ( ${ }^{\text {(Hz) }}$ | $F_{\text {max }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Power $M$ easurement $M$ ode. Four Quandrant M ultiplication (Sign and $M$ agnitude Output). | $\mathrm{F}_{\text {MAX1 }} \pm \mathrm{k} . \mathrm{F}_{\text {MAX1 }}$ | 16. $\left[F_{\text {MAX1 }} \pm\right.$ k. $\left.\mathrm{F}_{\text {MAX1 }}\right]$ | $\begin{aligned} & \mathrm{F}_{\text {max }}=\mathrm{CLKIN} / 2^{19} \\ & \mathrm{~F}_{\text {MAX }}=6.8 \mathrm{~Hz} \end{aligned}$ |
| 1 | 0 | 0 | 1 | Power M easurement M ode. T wo Quandrant M ultiplication (M agnitude Only). | 0 to $\mathrm{k} . \mathrm{F}_{\text {MAX }}$ | 8.[0 to k.F maxi ] | $\begin{aligned} & \mathrm{F}_{\text {max }}=\mathrm{CLKIN} / 2^{19} \\ & \mathrm{~F}_{\text {MAX }}=6.8 \mathrm{~Hz} \end{aligned}$ |
| 2 | 0 | 1 | 0 | Power M easurement M ode. T wo Quandrant M ultiplication (M agnitude Only). | 0 to $\mathrm{k} . \mathrm{F}_{\text {MAX }}$ | 16.[0 to K.F $\mathrm{max}^{\text {] }}$ ] | $\begin{aligned} & \mathrm{F}_{\text {MAX }}=\mathrm{CLK} \operatorname{IN} / 2^{19} \\ & \mathrm{~F}_{\text {MAX } 1}=6.8 \mathrm{~Hz} \end{aligned}$ |
| $3^{2}$ | 0 | 1 | 1 | $\mathrm{V}_{1}$ C hannel M onitor M ode on F оut. Power M easurement M ode on F1. F2 (Sign and M agnitude Output). | $\mathrm{F}_{\text {MAX } 1} \pm \mathrm{k} \cdot \mathrm{F}_{\text {MAX1 }}$ | 32. $\left[F_{\text {MAXI }} \pm \mathrm{k}^{2} . \mathrm{F}_{\text {MAXI }}\right]$ | $\begin{aligned} & F_{\max 1}=C L K \operatorname{IN} / 2^{19} \\ & F_{\max 1}=6.8 \mathrm{~Hz} \end{aligned}$ |
| 4 | 1 | 0 | 0 | Power M easurement M ode. Four Quandrant M ultiplication (Sign and $M$ agnitude Output). | $\mathrm{F}_{\text {MAX } 2} \pm \mathrm{k} \cdot \mathrm{F}_{\text {MAX2 }}$ | 16. $\left[\mathrm{F}_{\text {MAX2 }} \pm \mathrm{k} \cdot \mathrm{F}_{\text {MAX2 }}\right]$ | $\begin{aligned} & \mathrm{F}_{\text {MAX } 2}=\mathrm{CLK} \operatorname{IN} / 2^{18} \\ & \mathrm{~F}_{\text {MAX } 2}=13.6 \mathrm{~Hz} \end{aligned}$ |
| 5 | 1 | 0 | 1 | Power M easurement M ode. T wo Quandrant M ultiplication (M agnitude Only). | 0 to $\mathrm{k} . \mathrm{F}_{\text {MAX2 }}$ | 16.[0 to K.F $\mathrm{max}^{\text {] }}$ ] | $\begin{aligned} & \mathrm{F}_{\text {MAX2 }}=\mathrm{CLK} \operatorname{IN} / 2^{18} \\ & \mathrm{~F}_{\text {MAX } 2}=13.6 \mathrm{~Hz} \end{aligned}$ |
| 6 | 1 | 1 | 0 | Power M easurement M ode. <br> T wo Quandrant M ultiplication (M agnitude Only). | 0 to k.F $\mathrm{max}^{\text {m }}$ | 32.[0 to k.F $\mathrm{Fax}^{\text {M }}$ ] | $\begin{aligned} & \mathrm{F}_{\mathrm{MAX} 2}=\mathrm{CLKIN} / 2^{18} \\ & \mathrm{~F}_{\mathrm{MAX} 2}=13.6 \mathrm{~Hz} \end{aligned}$ |
| $7^{2}$ | 1 | 1 | 1 | $\mathrm{V}_{2} \mathrm{C}$ hannel M onitor M ode on $\mathrm{F}_{\text {out. }}$ Power M easurement M ode on F1, F2 (Sign and M agnitude Output). | $F_{\text {MAX } 2} \pm \mathrm{k} \cdot \mathrm{F}_{\text {MAX2 }}$ | 16. [F $\left.\mathrm{MAX2} \pm \mathrm{k}^{2} . \mathrm{F}_{\text {MAX2 }}\right]$ | $\begin{aligned} & F_{\max 2}=C L K \operatorname{IN} / 2^{18} \\ & F_{\operatorname{maX} 2}=13.6 \mathrm{~Hz} \end{aligned}$ |

NOTES
${ }^{1} \mathrm{~T}$ he variable $k$ is proportional to the product of the rms differential input voltages on C hannel 1 and C hannel $2\left(\mathrm{~V}_{1}\right.$ and $\left.\mathrm{V}_{2}\right)$.

$$
\mathrm{k}=\left(1.32 \times \mathrm{V}_{1} \times \mathrm{V}_{2} \times \mathrm{Gain}\right) / \mathrm{V}_{\mathrm{REF}}^{2}
$$

${ }^{2}$ Applies to $\mathrm{F}_{\text {OUt }}$ only. The variable $k$ is proportional to the instantaneous differential input voltage on Channel 1 ( $\mathrm{FS}=0, \mathrm{~S} 1=1, \mathrm{~S} 0=1$ ) or the instantaneous differential voltage on Channel $2(\mathrm{FS}=1, \mathrm{~S} 1=1, \mathrm{~S} 0=1$ ), i.e., $C$ hannel M onitor M ode.

$$
\mathrm{k}=(0.81 \times \mathrm{V}) / \mathrm{N}_{\mathrm{REF}}
$$

$$
V=V_{1} \times G \text { ain or }
$$

$$
V=V_{2} \times 2
$$

NOTE: $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ here refer to the instantaneous differential voltage on C hannel 1 or C hannel 2 , not the rms value.

## Mode Description (Tablel)

The section of T able I labeled M ode D escription summarizes the functional modes of the AD 7750. The AD 7750 has two basic modes of operation, i.e., four and two quadrant multiplication. The diagram in Figure 14 is a graphical representation of the transfer functions for two and four quadrant multiplication.

## Four Quadrant Multiplication (Modes 0, 3, 4 and 7)

When the AD 7750 is operating in its four quadrant multiplication mode the output pulse frequency on F1, F2 and Fout contains both sign and magnitude information. The magnitude information is indicated by the output frequency variation ( $k . F_{M A X}$ ) from a center frequency ( $F_{\text {MAX }}$ ). The sign information is indicated by the sign of the frequency variation around $F_{\text {MAX }}$. For example if the output frequency is equal to $F_{\text {MAX }}$ K. $F_{\text {MAX }}$ then the magnitude of the product is given by $k . F_{\text {MAX }}$ and it has a negative sign.

## Two Quadrant Multiplication (Modes 1, 2, 5 and 6)

When operating in this mode the output pulse frequency only contains magnitude information. A gain as in the case of four
quadrant multiplication the magnitude information is included in the output frequency variation ( $\mathrm{k}_{\mathrm{F}}^{\mathrm{max}}$ ). H owever, in this mode the zero power frequency is 0 Hz , so the output frequency variation is from 0 Hz to ( $k . \mathrm{F}_{\mathrm{MAX}}$ ) Hz . Also note that a no-load threshold and the reverse polarity indicator are implemented in these modes see No L oad Threshold and Reverse Polarity Indicator sections. These modes are the most suitable for a Class 1 meter implementation.

## Channel Monitor Modes (Modes 3 and 7)

In this mode of operation the $F_{\text {оut }}$ pulse frequency does not give product information. When $\mathrm{FS}=0$, the $\mathrm{F}_{\text {OUt }}$ output frequency gives sign and magnitude information about the voltage on Channel 1. When FS = 1 the Fout output frequency gives sign and magnitude information about the voltage on Channel 2.
N ote the F 1, F 2 pulse outputs still continue to give power information.


Figure 14. Transfer Functions (Four and Two Quadrant Multiplication)

## Maximum Output Frequencies

T able ll shows the maximum output frequencies of $\mathrm{F}_{\text {OUt }}$ and F 1, F2 for the various operating modes of the AD 7750. The table shows the maximum output frequencies for dc and ac input signals on $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$. When an ac signal (sinusoidal) is applied to $\mathrm{V}_{1}$ and $\mathrm{V}_{2}$ the $A D 7750$ produces an output frequency which is proportional to the product of the rms value of these inputs. If two ac signals with peak differential values of $\mathrm{V}_{1 \mathrm{mAX}}$ and $\mathrm{V}_{2 \mathrm{MAx}}$ are applied to C hannels 1 and 2, respectively, then the output frequency is proportional to $\mathrm{V}_{1 \mathrm{MAx}} / \operatorname{sqrt}(2) \times \mathrm{V}_{\text {2Max }} /$ $\operatorname{sqrt}(2)=\left(\mathrm{V}_{1 \mathrm{MAX}} \times \mathrm{V}_{2 \mathrm{MAX}}\right) / 2$. If $\mathrm{V}_{1 \text { MAX }}$ and $\mathrm{V}_{\text {2MAX }}$ are also the maximum dc input voltages then the maximum output frequencies for ac signals will always be half that of dc input signals. Example calculation of F1, F2 max for M ode 2 and Gain $=1$. The maximum input voltage (dc) on Channel 1 is $2 \mathrm{~V}\left(\mathrm{~V}_{1+}=\right.$ $+1 \mathrm{~V}, \mathrm{~V}_{1-}=-1 \mathrm{~V}$ ) - see A nalog Inputs section. T he maximum input voltage on $C$ hannel 2 is 1 V . U sing the transfer function:

$$
\begin{gathered}
\mathrm{k}=\left(1.32 \times \mathrm{V}_{1} \times \mathrm{V}_{2} \times \mathrm{G} \text { ain }\right) N_{\text {REF }}^{2} \\
\mathrm{k}=0.4224 \\
\mathrm{~F} 1, \mathrm{~F} 2=\mathrm{k} .6 .8 \mathrm{~Hz}=2.9 \mathrm{~Hz}
\end{gathered}
$$

## FUNCTIONAL DESCRIPTION

The AD 7750 combines two analog-to-digital converters, a digital multiplier, digital filters and a digital-to-frequency (DTF) converter onto one low cost integrated circuit. The AD 7750 is fabricated on a double poly CM OS process $(0.6 \mu)$ and retains its high accuracy by performing all multiplications and manipuIations in the digital domain. The schematic in Figure 15 shows an equivalent circuit for the AD 7750 signal processing chain. The first thing to notice is that the analog signals are first converted to digital signals by the two second-order sigma-delta modulators. All subsequent signal processing is carried out in the digital domain. The main source of errors in an application is therefore in the analog-to-digital conversion process. For this
reason great care must be taken when interfacing the analog inputs of the AD 7750 to the transducer. T his is discussed in the Applications section.

## HPF in Channel 1

To remove any dc offset that may be present at the output modulator 1, a user selectable high-pass IIR filter (Pin ACDC) can be introduced into the signal path. This H PF is necessary when carrying out power measurements. H owever, this H PF has an associated phase lead given by $90^{\circ}-\tan ^{-1}(\mathrm{f} / 2.25)$. Figure 16 shows the transfer function of the H PF in C hannel 1. The Phase lead is $2.58^{\circ}$ at 50 Hz . In order to equalize the phase difference between the two channels a fixed time delay is introduced. The time delay is set at $143 \mu \mathrm{~s}$, which is equivalent to a phase lag of $-2.58^{\circ}$ at 50 Hz . Thus the cumulative phase shift through Channel 1 is $0^{\circ}$.
Because the time delay is fixed, external phase compensation circuitry will be required if the line frequency differs from 50 Hz . For example with a line frequency of 60 Hz the phase lead due to the HPF is $2.148^{\circ}$ and the phase lag due to the fixed time delay is $3.1^{\circ}$. This means there is a net phase lag in Channel 1 of $0.952^{\circ}$. This phase lag in $C$ hannel 1 can be compensated for by using a phase lag compensation circuit like the one shown in Figure 17. The phase lag compensation is placed on Channel 2 (voltage channel) to equalize the channels. The antialiasing filter associated with Channel 1 (see Applications section) produces a phase lag of $0.6^{\circ}$ at 50 Hz ; therefore, to equalize the channels, a net phase lag of $\left(0.6^{\circ}+0.952^{\circ}\right) 1.552^{\circ}$ should be in place on C hannel 2. The gain trim resistor VR1 $(100 \Omega)$ produces a phase lag variation of $1.4^{\circ}$ to $1.5^{\circ}$ with VR2 $=0 \Omega$. VR2 can add an additional $0.1^{\circ}$ phase lag (VR2 $=200 \Omega$ ).

Table II. Maximum Output Frequencies

| Mode | FS | S2 | S1 | F1, F2 (Hz) <br> (DC) | $\mathbf{F}_{\text {out }}(\mathbf{H z )}$ <br> (DC) | F1, F2 (Hz) <br> (AC) | $\mathbf{F}_{\text {out }}(\mathbf{H z )}$ <br> (AC) |
| :---: | :---: | :---: | :---: | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | $6.8 \pm 2.9$ | $109 \pm 46$ | $6.8 \pm 1.45$ | $109 \pm 23$ |
| 1 | 0 | 0 | 1 | 0 to 2.9 | 0 to 23 | 0 to 1.45 | 0 to 11.5 |
| 2 | 0 | 1 | 0 | 0 to 2.9 | 0 to 46 | 0 to 1.45 | 0 to 23 |
| 3 | 0 | 1 | 1 | $6.8 \pm 2.9$ | $218 \pm 142$ | $6.8 \pm 1.45$ | $218 \pm 142$ |
| 4 | 1 | 0 | 0 | $13.6 \pm 5.8$ | $218 \pm 92$ | $13.6 \pm 2.9$ | $218 \pm 46$ |
| 5 | 1 | 0 | 1 | 0 to 5.8 | 0 to 92 | 0 to 2.9 | 0 to 46 |
| 6 | 1 | 1 | 0 | 0 to 5.8 | 0 to 184 | 0 to 2.9 | 0 to 92 |
| 7 | 1 | 1 | 1 | $13.6 \pm 5.8$ | $218 \pm 142$ | $13.6 \pm 2.9$ | $218 \pm 142$ |



Figure 15. Equivalent AD7750 Signal Processing Chain


Figure 16. HPF in Channel 1


Figure 17. Phase Lag Compensation on Channel 1 for 60 Hz Line Frequency

Digital-to-F requency Converter (DTF)
After they have been filtered, the outputs of the two sigma-delta modulators are fed into a digital multiplier. The output of the multiplier is then low-pass filtered to obtain the real power information. The output of the LPF enters a digital-to-frequency converter whose output frequency is now proportional to the real power. The DTF offers a range of output frequencies to suit most power measurement applications. There is also a high frequency output called $\mathrm{F}_{\text {out }}$, which can be used for calibration purposes. The output frequencies are determined by the logic inputs FS, S2 and S1. This is explained in the section of this data sheet called $D$ etermining the Output $F$ requencies of the AD 7750.
Figure 18 shows the waveforms of the various frequency outputs. The outputs F1 and F2 are the low frequency outputs that can be used to directly drive a stepper motor or electromechanical pulse counter. The F1 and F2 outputs provide two alternating low going pulses. The pulsewidth is set at 275 ms and the time between the falling edges of $F 1$ and $F 2$ is approximately half the period of F1. If, however, the period of F 1 and F 2 falls below $550 \mathrm{~ms}(1.81 \mathrm{~Hz}$ ) the pulsewidth of F1 and $F 2$ is set to half the period. For example in M ode 3 , where F1 and F2 vary around 6.8 Hz , the pulsewidth would vary from $1 / 2 .(6.8+1.45)$ seconds to $1 / 2 .(6.8-1.45)$ seconds-see T able II.

The high frequency $F_{\text {Out }}$ output is intended to be used for communications (via IR LED) and calibration purposes. F OUt produces a 90 ms wide pulse at a frequency that is proportional to the product of C hannel 1 and C hannel 2 or the instantaneous voltage on Channel 1 or Channel 2. The output frequencies are given in $T$ able I in the Determining the $O$ utput F requencies of the AD 7750 section of this data sheet. As in the case of F1 and F2, if the period of F out falls below 180 ms , the $\mathrm{F}_{\text {out }}$ pulsewidth is set to half the period. For example, if the $F_{\text {OUt }}$ frequency is 20 Hz , the $F_{\text {OUt }}$ pulsewidth is 25 ms .


Figure 18. Timing Diagram for Frequency Outputs

## VOLTAGE REFERENCE

The AD 7750 has an on-chip temperature compensated bandgap voltage reference of 2.5 V with a tolerance of $\pm 250 \mathrm{mV}$. The temperature drift for the reference is specified at $50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. It should be noted that this reference variation will cause a frequency output variation from device to device for a given set of input signals. This should not be a problem in most applications since it is a straight gain error that can easily be removed at the calibration stage.

## REVERSE POLARITY INDICATOR

When the AD 7750 is operated in a M agnitude Only mode of operation (i.e., $M$ odes $1,2,5$ and 6 ), and the polarity of the power changes, the logic output REVP will go high. However, the REVP pin is only activated when the there is pulse output on F1 or F2. Therefore, if the power being measured is low, it may be some time before the REVP pin goes logic high even though the polarity of the power is reversed. Once activated the REVP output will remain high until the AD 7750 is powered down.

## APPLICATIONS INFORMATION

Designing a Single Phase Class 1 Energy Meter (IEC 1036)
The AD 7750 Product-to-F requency C onverter is designed for use in a wide range of power metering applications. In a typical power meter two parameters are measured (i.e., line voltage and current) and their product obtained. T he real power is then obtained by low-pass filtering this product result. T he line voltage can be measured through a resistor divider or voltage transformer, and the current can be sensed and converted to a voltage through a shunt resistor, current transformer or hall effect device.
The design methodology used in the following example is to use the upper end of the current channel dynamic range, i.e., C hannel 1 of the AD 7750. The assumption here is that the signal on the voltage channel will remain relatively constant while the signal on the current channel will vary with load. U sing the upper end of the dynamic range of Channel 1 will improve the
${ }^{1}$ See IEC 1036 2nd Edition 1996-09 Section 3.5.1.1.
meter accuracy with small load currents. H ence an error of less than $1 \%$ from $4 \% \mathrm{lb}$ to $400 \% \mathrm{lb}$ will be easier to achieve.
We will assume the design of a Class 1 meter. The specification (IEC 1036) requires that the meter have an error of no greater than $1 \%$ over the range $4 \% \mathrm{lb}$ to $400 \% \mathrm{lb}\left(\mathrm{I}_{\mathrm{MAX}}\right)$, where Ib is the basic current ${ }^{1}$. In addition, we will design a meter that accommodates signals with a crest factor of 2 . T he crest factor is the ratio of $\mathrm{V}_{\text {PEAK }} / \mathrm{N}$ rms. A pure sinusoidal waveform has a crest of sqrt(2) $=1.414$ and an undistorted triangular waveform has a crest factor of $\operatorname{sqrt}(3)=1.73$. U sing a gain of 1 on Channel 1 the maximum differential signal which can be applied to C hannel 1 is $\pm 2 \mathrm{~V}-$ See Analog Input Ranges section. With a crest factor of 2 the maximum rms signal on Channel 1 is, therefore, 1 V rms (equivalent to $\mathrm{I}_{\text {max }}$ ). T he smallest signal ( $4 \% \mathrm{Ib}$ ) appearing on C hannel 1 is therefore 10 mV rms.

| L oad Current | Channel 1 |
| :--- | :--- |
| $4 \% \mathrm{Ib}$ | 10 mV rms |
| Ib | 250 mV rms |
| 400 lb | 1 V rms |



Figure 19. Use the Upper End of the Dynamic Range of Channel 1 (Current)

## Calculations for a 100 PPKWHR Meter

The AD 7750 offers a range of maximum output frequenciessee T able I and T able II. In the M agnitude Only modes of operation the two maximum output frequencies are 1.45 Hz and 2.9 Hz . The signal on the voltage channel (Channel 2) is scaled to achieve the correct output pulse frequency for a given load (e.g., 100 PPK WHR). The relationship between the input signals and the output frequency is given by the equation:

$$
\begin{gathered}
\text { Freq }=k \times F_{\text {MAX }} \\
\text { wherek }=\left(1.32 \times V_{1} \times V_{2} \times \text { Gain }\right) / V_{\text {REF }}^{2}
\end{gathered}
$$

$\mathrm{F}_{\text {MAX }}=6.8 \mathrm{~Hz}$ or 13.6 Hz depending on the mode-see $T$ able $\mathrm{I}, \mathrm{G}$ ain is the gain of C hannel $1, \mathrm{~V}_{1}$ and $\mathrm{V}_{2}$ are the differential voltages on Channels 1 and 2 and $\mathrm{V}_{\text {Ref }}$ is the reference voltage ( $2.5 \mathrm{~V} \pm 8 \%$ ).
To design a 100 PPK WHR meter with $\mathrm{Ib}=15 \mathrm{~A} \mathrm{rms}$ and a line voltage of 220 V rms the output pulse frequency with a load current of Ib is 0.0916 Hz (See Calculation 1 below).
Therefore, $0.0916 \mathrm{~Hz}=\mathrm{k} \times 6.8 \mathrm{~Hz}$ (M ode 2) or $\mathrm{k}=0.01347$.
With a load current of Ib the signal on Channel $1\left(\mathrm{~V}_{1}\right)$ is equal to 0.25 V rms (remember $400 \% \mathrm{lb}=1 \mathrm{~V} \mathrm{rms}$ ) and, therefore, the signal on Channel $2\left(\mathrm{~V}_{2}\right)$ is equal to 0.255 V rms (See C alculation 2). This means that the nominal line voltage ( 220 V rms) needs to be attenuated by approximately 860, i.e., 220/0.255.

For 100 PPK WHR $V_{2}$ is equal to 0.255 V rms or the line voltage attenuated by a factor of 860 .

## Calculation 1

100 PPK WHR $=0.02777 \mathrm{~Hz} / \mathrm{kW}$.
Ib of 15 A rms and line voltage of $220 \mathrm{~V}=3.3 \mathrm{k} \Omega$. H ence, the output frequency is given by $3.3 \times 0.02777 \mathrm{~Hz}=0.0916 \mathrm{~Hz}$.

## Calculation 2

$\mathrm{k}=\left(1.32 \times \mathrm{V}_{1} \times \mathrm{V}_{2} \times \mathrm{G}\right.$ ain $) / \mathrm{V}_{\mathrm{REF}}{ }^{2}$.
$0.01347=\left(1.32 \times 0.25 \times \mathrm{V}_{2} \times 1\right) / 6.25$.
$V_{2}=0.255$.
Figure 21 below shows how the design equations from the previous page are implemented.

## Measuring the Load Current

The load current is converted to a voltage signal for Channel 1 using a CT (Current T ransformer). A 15 A rms load should produce a 250 mV rms signal on Channel 1 . A CT with a turns ratio of 120 and a shunt resistor of $2 \Omega$. will carry out the necessary current to voltage conversion. The CT and its shunt resistance should be placed as close as possible to the AD 7750. T his will improve the accuracy of the meter at very small load currents. At small load currents the voltage levels on C hannel 1 are in the order of 10 mV and the meter is more prone to error due to stray signal "pick up." When measuring power the HPF in the current channel must be switched on. This is done by connecting the $A C D C$ pin to $V_{D D}$.
NOTE: T he voltage signals on $\mathrm{V}_{1+}$ and $\mathrm{V}_{1-}$ must be referenced to ground. T his can be achieved as shown in Figure 21 below, i.e., by referencing $1 / 2 R_{C T}$ to ground or by connecting a centertap on the CT secondary to ground.

## Measuring the Line Voltage

When the AD 7750 is biased around the live wire as shown in Figure 21, the task of measuring the line voltage is greatly simplified. A resistor divider attenuates the line voltage and provides a single-ended input for C hannel 2 . T he component values of the divider are chosen to give the correct rating (e.g., 100 PPK WHR) for the meter. See the design equations on the previous page. For this design an attenuation ratio of $860: 1$ is required.

## Antialiasing Components Channels 1 and 2

The AD 7750 is basically two AD C s and a digital multiplier. As with any ADC, a LPF (Low-Pass Filter) should be used on the analog inputs to avoid out of band signal being aliased into the band of interest. In the case of a Class 1 meter the band of interest lies in the range 48 Hz to 1 kHz approximately. The components R 3, R4, R6, R 7, C5, C6, C 9 and C 10 make up the LPF s on each of the four analog inputs. Note that although C hannel 2 is used single ended a LPF is still required on $\mathrm{V}_{2-}$.

## Power Supply Circuit

The AD 7750 operates from a single power supply of $5 \mathrm{~V} \pm 5 \%$ but still accommodates input signals in the range $\pm 1 \mathrm{~V}$. Because the AD 7750 doesn't require dual supplies the number of external components for the power supply is reduced. One of the most important design goals for the power supply is to ensure that the ripple on the output is as low as possible. Every analog or mixed signal IC is to a greater or lesser extent susceptible to power supply variations. Power supply variations or ripple, if large enough, may affect the accuracy of the device when measuring small signals. The plot in Figure 20 shows the ripple associated with the circuit in Figure 21. The ripple is in the region of 10 mV peak to peak.


Figure 20. Power Supply Ripple


Figure 21. Suggested Class 1 Meter Implementation

## AD7750

## Registering the Power Output

The low frequency pulse outputs (F 1 and F 2) of the AD 7750 provide the frequency output from the product-to-frequency conversion. These outputs can be used to drive a stepper motor or impulse counter.
A high frequency output is available at the pin $\mathrm{F}_{\text {OUt }}$. This high frequency output is used for calibration purposes. In M ode 2 the output frequency is $16 \times \mathrm{F} 1(2)$. With a load current of Ib the frequency at $\mathrm{F}_{\text {out }}$ will be $1.4656 \mathrm{~Hz}(0.0916 \mathrm{~Hz} \times 16$ from calculations). If a higher frequency output is required, the FS pin can be set to $\mathrm{V}_{\mathrm{DD}} 5 \mathrm{~V}$ for calibration. In this case the output frequency is equal to $64 \times \mathrm{F} 1$ or 5.8624 Hz at Ib-see T able I.

## NO LOAD THRESHOLD OF THE AD7750

The AD 7750 will detect when the power drops below a certain level. When the power (current) drops below a predefined threshold the AD 7750 will cease to generate an output drive for the stepper motor (F 1, F2). T his feature of the AD 7750 is intended to reproduce the behavior of F erraris meters. A Ferraris meter will have friction associated with the wheel rotation, therefore the wheel will not rotate below a certain power level. The no load threshold is only implemented in the M agnitude Only modes (M odes 1, 2, 5 and 6-see Table I). The IEC 1036 specification includes a test for this effect by requiring no output pulses during some predetermined time period. This time period is calculated as:
time period $=60,000 /$ pulses-per-minute
If a meter is calibrated to 100 PPK WHR with a Fout running 16 times faster than $F 1$ and $F 2$, this time period is 37.5 minutes (60,000/1,600). The IEC 1036 specifications state that the no load threshold must be less than the start up current level. This is specified as $0.4 \%$ of Ib .
The threshold level for a given design can be easily calculated given that the minimum output frequency of the AD 7750 is $0.00048 \%$ of the maximum output frequency for a full-scale differential dc input. F or example if $\mathrm{FS}=0$, the maximum output frequency for a full-scale dc input is 2.9 Hz (see T able II) and the minimum output frequency is, therefore, $1.39 \times 10^{-5} \mathrm{~Hz}$.

## Calculating the Threshold Power (Current)

The meter used in this example is calibrated to 100 PPK WHR , has an lb (basic current) of 15 A rms , the line voltage is 220 V rms and the turns ratio of the CT on Channel 1 is 120:1 with an $2 \Omega$ shunt resistor.
The nominal voltage on C hannel 2 of the AD 7750 is 255 mV rms. An $F_{\text {MAX }}$ of 6.8 Hz is selected by setting $F S=0$. A M agnitude Only M ode ( $M$ ode 2 ) is selected to enable the no load threshold. The gain on C hannel 1 is set to 1 . The threshold power or current can be found by using the transfer function in Table I.

$$
F 1, F 2=\left(1.32 \times V_{1} \times V_{2} \times G \text { ain } \times F_{\text {MAX }}\right) / N_{\text {REF }}^{2}
$$

From the transfer function $\mathrm{V}_{1}$ is calculated as $37.95 \mu \mathrm{~V}$ rmssee C alculation 3.

This is equivalent to a line current of:
$(37.95 \mu \mathrm{~V} / 2 \Omega) \times 120=2.27 \mathrm{~mA}$ rms or 0.5 W
or
$(2.27 \mathrm{~mA} / 15 \mathrm{~A}) \times 100 \%=0.015 \%$ of Ib .
NOTE: T he no load threshold as a percentage of Ib will be different for each value of Ib since the no load in watts is fixed:
$F S=0$, the no load threshold is ( $F_{\text {MAX }}=6.8 \mathrm{~Hz}$ ) 0.5 W atts for a 100 PPK W H R meter 5 Watts for a 10 PPK WH R meter
FS $=1$, the no load threshold is ( $\mathrm{F}_{\mathrm{MAX}}=13.6 \mathrm{~Hz}$ ) 1 Watt for a 100 PPK WH R meter 10 Watts for a 10 PPK WH R meter

## Calculation 3

$\mathrm{F}_{\text {MIN }}=1.32 \times \mathrm{V}_{1} \times \mathrm{V}_{2} \times \mathrm{G}$ ain $\times 6.8 \mathrm{~Hz}$ ) $\mathrm{V}_{\text {REF }}{ }^{2}$
$\left.1.39 \times 10-5 \mathrm{~Hz}=\mathrm{V}_{1} \times 0.2555 \times 1 \times 6.8\right) / 6.25$
$\mathrm{V}_{1}=37.95 \mu \mathrm{~V}$

## EXTERNAL LEAD/LAG COMPENSATION

External phase compensation is often required in a power meter design to eliminate the phase errors introduced by transducers and external components. The design restriction on any external compensating network is that the network must have an overall low-pass response with a 3 dB point located somewhere between 5 kHz and 6 kHz . The corner frequency of this LPF (s) is much higher than the band of interest. The reason for this is to minimize its effect on phase variation at 50 Hz due to component tolerances.
With the antialiasing filters on all channels having the same corner ( -3 dB ) frequency, the main contribution to phase error will be due to the CT. A phase lead in a channel is compensated by lowering the corner frequency of the antialiasing filter to increase its associated lag and therefore cancel the lead. A phase lag in a channel should be compensated by introducing extra lag in the other channel. T his can be done as previously described, i.e., moving the corner frequency of the antialiasing filters. The result in this case is that the signal on both channels has the same amount of phase lag and is therefore in phase at the analog inputs to the AD 7750. The recommended RC values for the antialiasing filters on the voltage and current channels (see Antialiasing Components C hannels 1 and 2 ) are $\mathrm{R}=1 \mathrm{k} \Omega$, $\mathrm{C}=33 \mathrm{nF}$ and $\mathrm{R}=100 \Omega, \mathrm{C}=330 \mathrm{nF}$ respectively. T hese values produce a phase lag of $0.6^{\circ}$ through the filters. Varying $R$ in the antialiasing network from $80 \Omega$ to $100 \Omega$ or $800 \Omega$ to $1 \mathrm{k} \Omega$ produces a phase variation from $0.475^{\circ}$ to $0.6^{\circ}$ at 50 Hz . This allows the user to vary the lag by $0.125^{\circ}$.

Table III. Components for Suggested Class 1 Meter Implementation in Figure 21

| Schematic <br> Designator | Description | Comments |
| :---: | :---: | :---: |
| R1 | $470 \Omega, 5 \%$, 1 W |  |
| R2 | $1 \mathrm{k} \Omega, 5 \%, 1 / 2 \mathrm{~W}$ |  |
| $\begin{aligned} & \text { R3, R4, } \\ & \text { R } 7 \end{aligned}$ | $\begin{aligned} & 100 \Omega, 10 \%, 1 / 2 \mathrm{~W} \\ & 1 \mathrm{k} \Omega, 10 \%, 1 / 2 \mathrm{~W} \end{aligned}$ | These registers are required to form part of the antialiasing filtering on the analog inputs; they do not perform a voltage-to-current conversion. |
| R5 | $1 \mathrm{M} \Omega, 5 \%, 2 \mathrm{~W}$ | The choice of R 5 determines the attenuation on the voltage channels and hence the meter rating, e.g., 100 PPK WH R. |
| R6 | $1.1 \mathrm{k} \Omega, 5 \%, 1 / 2 \mathrm{~W}$ | Forms part of the G ain C alibration network with R5 and VR1. |
| R8, R9 | $500 \Omega, 10 \%, 1 / 2 \mathrm{~W}$ |  |
| VR1 | $100 \Omega, 10 / 15$ T urn | This potentiometer is used to perform the $G$ ain $C$ alibration of the meter. Attenuation of 830 to 900-see Applications section. |
| C1 | $470 \mathrm{nF}, 250 \mathrm{~V}$ ac |  |
| C2 | $100 \mu \mathrm{~F}, 24 \mathrm{~V}$ dc |  |
| C3, C4 | 33 pF |  |
| $\begin{aligned} & \text { C5, C6, } \\ & \text { C } 9, \text { C } 10 \end{aligned}$ | $\begin{aligned} & 330 \mathrm{nF} \\ & 33 \mathrm{nF} \end{aligned}$ | F orms part of the antialiasing filters on the analog inputs. |
| C7, C11 | $10 \mu \mathrm{~F}, 10 \mathrm{~V}$ |  |
| C8, C12 | 10 nF |  |
| Z1 | 1N 750 |  |
| D 1, D2 | 1N 4007 |  |
| D 3 | LED |  |
| D4, D5 | IR LEDS |  |
| XTAL | 3.579545 M Hz |  |
| M OV | V250PA40A | M etal Oxide Varistor-H arris Semiconductor. |

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

## 20-Lead Plastic DIP <br> ( $\mathrm{N}-20$ )



## 20-Lead Wide Body SOIC

(R-20)



[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

