

New product

MITSUBISHI MICROCOMPUTERS M37733S4LHP

16-BIT CMOS MICROCOMPUTER

DESCRIPTION

The M37733S4LHP is a microcomputer using the 7700 Family core. This microcomputer has a CPU and a bus interface unit. The CPU is a 16-bit parallel processor that can be an 8-bit parallel processor, and the bus interface unit enhances the memory access efficiency to execute instructions fast. This microcomputer also includes a 32 kHz oscillation circuit, in addition to the RAM, multiple-function timers, serial I/O, A-D converter, and so on.

Its strong points are the low power dissipation, the low supply voltage and the small package.

FEATURES

- Number of basic instructions 103
- Memory size RAM 2048 bytes
- Instruction execution time
 - The fastest instruction at 12 MHz frequency 333 ns
- Single power supply 2.7–5.5 V
- Low power dissipation (At 3 V supply voltage, 12 MHz frequency)
 - 10.8 mW (Typ.)
- Interrupts 19 types, 7 levels
- Multiple-function 16-bit timer 5 + 3


- Serial I/O (UART or clock synchronous) 3
- 10-bit A-D converter 8-channel inputs
- 12-bit watchdog timer
- Programmable input/output
 - (ports P4, P5, P6, P7, P8) 37
- Clock generating circuit 2 circuits built-in
- Small package 80-pin plastic molded fine-pitch QFP
(80P6D-A; 0.5 mm lead pitch)

APPLICATION


Control devices for general commercial equipment such as office automation, office equipment, personal information equipment, and so on.

Control devices for general industrial equipment such as communication equipment, and so on.

PIN CONFIGURATION (TOP VIEW)



New product



New product

FUNCTIONS OF M37733S4LHP

Parameter		Functions
Number of basic instructions		103
Instruction execution time		333 ns (the fastest instruction at external clock 12 MHz frequency)
Memory size	RAM	2048 bytes
Input/Output ports	P5 – P8	8-bit X 4
	P4	5-bit X 1
Multi-function timers	TA0, TA1, TA2, TA3, TA4	16-bit X 5
	TB0, TB1, TB2	16-bit X 3
Serial I/O		(UART or clock synchronous serial I/O) X 3
A-D converter		10-bit X 1 (8 channels)
Watchdog timer		12-bit X 1
Interrupts		3 external types, 16 internal types Each interrupt can be set to the priority level (0 – 7.)
Clock generating circuit		2 circuits built-in (externally connected to a ceramic resonator or a quartz-crystal oscillator)
Supply voltage		2.7 – 5.5 V
Power dissipation		10.8 mW (at 3 V supply voltage, external clock 12 MHz frequency) 27 mW (at 5 V supply voltage, external clock 12 MHz frequency)
Input/Output characteristic	Input/Output voltage	5 V
	Output current	5 mA
Memory expansion		Maximum 16 Mbytes
Operating temperature range		–40 to 85 °C
Device structure		CMOS high-performance silicon gate process
Package		80-pin plastic molded fine-pitch QFP (80P6D-A;0.5 mm lead pitch)

New product

PIN DESCRIPTION

Pin	Name	Input/Output	Functions
Vcc, Vss	Power source		Apply 2.7 – 5.5 V to Vcc and 0 V to Vss.
CNVss	CNVss input	Input	Connect to Vcc.
RESET	Reset input	Input	When "L" level is applied to this pin, the microcomputer enters the reset state.
XIN	Clock input	Input	These are pins of main-clock generating circuit. Connect a ceramic resonator or a quartz crystal oscillator between XIN and XOUT. When an external clock is used, the clock source should be connected to the XIN pin, and the XOUT pin should be left open.
XOUT	Clock output	Output	
E	Enable output	Output	When output level of E signal is "L", data/instruction read or data write is performed.
BYTE	Bus width selection input	Input	This pin determines whether the external data bus has an 8-bit width or a 16-bit width. The data bus has a 16-bit width when "L" signal is input and an 8-bit width when "H" signal is input.
AVcc, AVss	Analog power source input		Power source input pin for the A-D converter. Externally connect AVcc to Vcc and AVss to Vss.
VREF	Reference voltage input	Input	This is reference voltage input pin for the A-D converter.
P00/A0 – P07/A7	Address (low-order) output	Output	Address (A0 – A7) is output.
P10/A8/D8 – P17/A15/D15	Address (middle-order) output/data (high-order) I/O	I/O	When the BYTE pin is set to "L" and external data bus has a 16-bit width, high-order data (D8 – D15) is input/output or an address (A8 – A15) is output. When the BYTE pin is "H" and an external data bus has an 8-bit width, only address (A8 – A15) is output.
P20/A16/D0 – P27/A23/D7	Address (high-order) output/data (low-order) I/O	I/O	Low-order data (D0 – D7) is input/output or an address (A16 – A23) is output.
P30/R/W	Read/Write output	Output	"H" indicates the read status and "L" indicates the write status.
P31/BHE	Byte high enable output	Output	"L" is output when an odd-numbered address is accessed.
P32/ALE	Address latch enable output	Output	This is used to retrieve only the address from address and data multiplex signal.
P33/HLDA	Hold acknowledge output	Output	This outputs "L" level when the microcomputer enters hold state after a hold request is accepted.
HOLD	Hold request input	Input	This is an input pin for HOLD request signal. The microcomputer enters into hold state while this signal is "L".
RDY	Ready input	Input	This is an input pin for RDY signal. The microcomputer enters into ready state while this signal is "L".
P42/ ϕ 1	Clock output	Output	This pin outputs the clock ϕ 1.
P43 – P47	I/O port P4	I/O	These pins become a 5-bit I/O port. An I/O direction register is available so that each pin can be programmed for input or output. These ports are in the input mode when reset.
P50 – P57	I/O port P5	I/O	In addition to having the same functions as port P4, these pins also function as I/O pins for timers A0 to A3 and input pins for key input interrupt input (KI1 – KI3).
P60 – P67	I/O port P6	I/O	In addition to having the same functions as port P4, these pins also function as I/O pins for timer A4, input pins for external interrupt input (INT0 – INT2) and input pins for timers B0 to B2. P67 also functions as sub-clock ϕ SUB output pin.
P70 – P77	I/O port P7	I/O	In addition to having the same functions as port P4, these pins function as input pins for A-D converter. P72 to P75 also function as I/O pins for UART2. Additionally, P76 and P77 have the function as the output pin (XCOUT) and the input pin (XCIN) of the sub-clock (32 kHz) oscillation circuit, respectively. When P76 and P77 are used as the XCOUT and XCIN pins, connect a resonator or an oscillator between the both.
P80 – P87	I/O port P8	I/O	In addition to having the same functions as port P4, these pins also function as I/O pins for UART 0 and UART 1.

New product

BASIC FUNCTION BLOCKS

The M37733S4LHP has the same functions as the M37733MHBXXXFP except for the following :

- (1) The memory map is different.
- (2) The processor mode is different.
- (3) The reset circuit is different.
- (4) Pulse output port mode of timer A is available.
- (5) The function of ROM area modification is not available.

MEMORY

The memory map is shown in Figure 1. The address space has a capacity of 16 Mbytes and is allocated to addresses from 0₁₆ to FFFFFFF₁₆. The address space is divided by 64-Kbyte unit called bank. The banks are numbered from 0₁₆ to FF₁₆.

Built-in RAM and control registers for internal peripheral devices are assigned to bank 0₁₆.

Addresses FFD6₁₆ to FFFF₁₆ are the RESET and interrupt vector addresses and contain the interrupt vectors. Use ROM for memory of this address.

The 2048-byte area allocated to addresses from 80₁₆ to 87F₁₆ is the built-in RAM. In addition to storing data, the RAM is used as stack during a subroutine call or interrupts.

Peripheral devices such as I/O ports, A-D converter, serial I/O, timer, and interrupt control registers are allocated to addresses from 0₁₆ to 7F₁₆.

A 256-byte direct page area can be allocated anywhere in bank 0₁₆ by using the direct page register (DPR). In the direct page addressing mode, the memory in the direct page area can be accessed with two words. Hence program steps can be reduced.




Fig. 1 Memory map

New product

Address (Hexadecimal notation)		Address (Hexadecimal notation)	
000000		000040	Count start flag
000001		000041	
000002	Port P0 register	000042	One-shot start flag
000003	Port P1 register	000043	
000004	Port P0 direction register	000044	Up-down flag
000005	Port P1 direction register	000045	
000006	Port P2 register	000046	Timer A0 register
000007	Port P3 register	000047	
000008	Port P2 direction register	000048	Timer A1 register
000009	Port P3 direction register	000049	
00000A	Port P4 register	00004A	Timer A2 register
00000B	Port P5 register	00004B	
00000C	Port P4 direction register	00004C	Timer A3 register
00000D	Port P5 direction register	00004D	
00000E	Port P6 register	00004E	Timer A4 register
00000F	Port P7 register	00004F	
000010	Port P6 direction register	000050	Timer B0 register
000011	Port P7 direction register	000051	
000012	Port P8 register	000052	Timer B1 register
000013		000053	
000014	Port P8 direction register	000054	Timer B2 register
000015		000055	
000016		000056	Timer A0 mode register
000017		000057	Timer A1 mode register
000018		000058	Timer A2 mode register
000019		000059	Timer A3 mode register
00001A		00005A	Timer A4 mode register
00001B		00005B	Timer B0 mode register
00001C	Pulse output data register 1	00005C	Timer B1 mode register
00001D	Pulse output data register 0	00005D	Timer B2 mode register
00001E	A-D control register 0	00005E	Processor mode register 0
00001F	A-D control register 1	00005F	Processor mode register 1
000020	A-D register 0	000060	Watchdog timer register
000021		000061	Watchdog timer frequency selection flag
000022	A-D register 1	000062	Waveform output mode register
000023		000063	Reserved area (Note)
000024	A-D register 2	000064	UART2 transmit/receive mode register
000025		000065	UART2 baud rate register (BRG2)
000026	A-D register 3	000066	UART2 transmission buffer register
000027		000067	UART2 transmit/receive control register 0
000028	A-D register 4	000068	UART2 transmit/receive control register 1
000029		00006A	UART2 receive buffer register
00002A	A-D register 5	00006B	
00002B		00006C	Oscillation circuit control register 0
00002C	A-D register 6	00006D	Port function control register
00002D		00006E	Serial transmit control register
00002E	A-D register 7	00006E	Oscillation circuit control register 1
00002F		000070	A-D/UART2 trans./rece. interrupt control register
000030	UART 0 transmit/receive mode register	000071	UART 0 transmission interrupt control register
000031	UART 0 baud rate register (BRG0)	000072	UART 0 receive interrupt control register
000032	UART 0 transmission buffer register	000073	UART 1 transmission interrupt control register
000033		000074	UART 1 receive interrupt control register
000034	UART 0 transmit/receive control register 0	000075	Timer A0 interrupt control register
000035	UART 0 transmit/receive control register 1	000076	Timer A1 interrupt control register
000036	UART 0 receive buffer register	000077	Timer A2 interrupt control register
000037		000078	Timer A3 interrupt control register
000038	UART 1 transmit/receive mode register	000079	Timer A4 interrupt control register
000039	UART 1 baud rate register (BRG1)	00007A	Timer B0 interrupt control register
00003A	UART 1 transmission buffer register	00007B	Timer B1 interrupt control register
00003B		00007C	Timer B2 interrupt control register
00003C	UART 1 transmit/receive control register 0	00007D	INT ₀ interrupt control register
00003D	UART 1 transmit/receive control register 1	00007E	INT ₁ interrupt control register
00003E		00007F	INT ₂ /Key input interrupt control register
00003F	UART 1 receive buffer register		

Note . Do not write to this address.

Fig. 2 Location of internal peripheral devices and interrupt control registers

New product

Pulse output port mode

The pulse motor drive waveform can be output by using plural internal timer A.

Figure 3 shows a block diagram for pulse output port mode. In the pulse output port mode, two pairs of four-bit pulse output ports are used. Whether using pulse output port or not can be selected by waveform output selection bit (bit 0, bit 1) of waveform output mode register (62₁₆ address) shown in Figure 4. When bit 0 of waveform output selection bit is set to "1", RTP10, RTP11, RTP12, and RTP13 are used as pulse output ports, and when bit 1 of waveform output selection bit is set to "1", RTP00, RTP01, RTP02, and RTP03 are used as pulse output ports. When bits 1 and 0 of waveform output selection bit are set to "1", RTP10, RTP11, RTP12, and RTP13, and RTP00, RTP01, RTP02, and RTP03 are used as pulse output ports. The ports not used as pulse output ports can be used as normal parallel ports, timer input/output or key input interrupt input.

In the pulse output port mode, set timers A0 and A2 to timer mode as timers A0 and A2 are used. Figure 5 shows the bit configuration of timer A0, A2 mode registers in pulse output port mode.

Data can be set in each bit of the pulse output data register corresponding to four ports selected as pulse output ports. Figure 6

shows the bit configuration of the pulse output data register. The contents of the pulse output data register 1 (low-order four bits of 1C₁₆ address) corresponding to RTP10, RTP11, RTP12, and RTP13 is output to the ports each time the counter of timer A2 becomes 0000₁₆. The contents of the pulse output data register 0 (low-order four bits of 1D₁₆ address) corresponding to RTP00, RTP01, RTP02, and RTP03 is output to the ports each time the counter of timer A0 becomes 0000₁₆.

Figure 7 shows example of waveforms in pulse output port mode. When "0" is written to a specified bit of the pulse output data register, "L" level is output to the corresponding pulse output port when the counter of corresponding timer becomes 0000₁₆, and when "1" is written, "H" level is output to the pulse output port.

Pulse width modulation can be applied to each pulse output port. Since pulse width modulation involves the use of timers A1 and A3, activate these timers in pulse width modulation mode.




Fig. 3 Block diagram for pulse output port mode

New product

RTP10, RTP11, RTP12, and RTP13 are applied pulse width modulation by timer A3 by setting the pulse width modulation selection bit by timer A3 (bit 5) of the waveform output mode register to "1".
 RTP00, RTP01, RTP02, and RTP03 are applied pulse width modulation by timer A1 by setting the pulse width modulation selection bit by timer A1 (bit 4) of the waveform output mode register to "1".
 The contents of the pulse output data register 0 can be reversed and output to pulse output ports RTP00, RTP01, RTP02, and RTP03 by the polarity selection bit (bit 3) of the waveform output mode register. When the polarity selection bit is "0", the contents of the pulse output data register 0 is output unchangeably, and when "1", the contents of the pulse output data register 0 is reversed and output. When pulse width modulation is applied, likewise the polarity reverse to pulse width modulation can be selected by the polarity selection bit.




Fig. 4 Waveform output mode register bit configuration




Fig. 5 Timer A0, A2 mode register bit configuration in pulse output port mode




Fig. 6 Pulse output data register bit configuration

New product




Fig. 7 Example of waveforms in pulse output port mode

New product

PROCESSOR MODE

The bits 0 of processor mode register 0 as shown in Figure 8 is used to select which mode of microprocessor mode, and evaluation chip mode.

Figure 9 shows functions of P0₀/A₀ to P₄₇ pins in each mode.

The external memory area also changes when the mode changes.

Figure 10 shows the memory map for each mode.

The accessing of the external memory is affected by the BYTE pin, the bit 2 (wait bit) of processor mode register 0, and bit 0 (wait selection bit) of processor mode register 1.

• BYTE pin

When accessing the external memory, the level of the BYTE pin is used to determine whether to use the data bus as 8-bit width or 16-bit width.

The data bus width is 8 bits when the level of the BYTE pin is "H", and P₂₀/A₁₆/D₀ to P₂₇/A₂₃/D₇ pins become the data I/O pins.

The data bus width is 16 bits when the level of the BYTE pin is "L", and both P₂₀/A₁₆/D₀ to P₂₇/A₂₃/D₇ pins and P₁₀/A₈/D₈ to P₁₇/A₁₅/D₁₅ pins become the data I/O pins.

When accessing the internal memory, the data bus width is always 16 bits regardless of the BYTE pin level.




Fig. 8 Processor mode register bit configuration

New product

Pin	PM1	1	1
	PM0	0	1
Mode	Microprocessor mode		Evaluation Chip mode
P00/A0 - P07/A7	\bar{E}		Same as left
P10/A8/D8 P17/A15/D15	BYTE = "L"		Same as left
	BYTE = "H"		Ports P4, P5 and their direction registers are treated as 16-bit wide bus.
P20/A16/D0 P27/A23/D7	BYTE = "L"		Same as left
	BYTE = "H"		Ports P4, P5 and their direction registers are treated as 16-bit wide bus.
P30/R/W, P31/BHE, P32/ALE, P33/HLDA	\bar{E}		Same as left
HOLD, RDY, P42/φ1, Port P43 to P47	\bar{E}		

Fig. 9 Relationship between pins P00/A0 to P47 and processor modes

Note. The signal output disable selection bit (bit 6 of the oscillation circuit control register 0) can stop the φ1 output in the microprocessor mode. In the microprocessor mode, signal \bar{E} can also be fixed to "H" when the internal memory area is accessed.

New product

• Wait bit

As shown in Figure 11, when the external memory area is accessed with the processor mode register 0 (address 5E16) bit 2 (wait bit) cleared to "0", the access time can be extended compared with no wait (the wait bit is "1").

The access time is extended in two ways and this is selected with bit 0 (wait selection bit) of processor mode register 1 (address 5F16). When this bit is "1", the access time is 1.5 times compared to that for no wait. When this bit is "0", the access time is twice compared to that for no wait.

At reset, the wait bit and the wait selection bit are "0".

The accessing of internal memory area is performed in no wait mode regardless of the wait bit.

The processor modes are described below.




Fig. 10 External memory area for each processor mode




Fig. 11 Relationship between wait bit, wait selection bit, and access time

(1) Microprocessor mode [10]

Microprocessor mode is entered by connecting the CNVss pin to Vcc and starting from reset.

Signal \bar{E} is output from pin \bar{E} and is "L" during the data/instruction code read or data write term. When the internal memory area is read or written, \bar{E} can be fixed to "H" by setting the signal output disable selection bit (bit 6 of oscillation circuit control register 0) to "1".

P00/A0 to P07/A7 pins become address output pins.

P10/A8/D8 to P17/A15/D15 pins have two functions depending on the level of the BYTE pin.

When the BYTE pin level is "L", P10/A8/D8 to P17/A15/D15 pins function as an address output pin while \bar{E} is "H" and as an odd address data I/O pin while \bar{E} is "L". However, if an internal memory is read, external data is ignored while \bar{E} is "L".

When the BYTE pin level is "H", P10/A8/D8 to P17/A15/D15 pins function as an address output pin.

When the BYTE pin level is "L", P20/A16/D0 to P27/A23/D7 pins function as an address output pin while \bar{E} is "H" and as an even address data I/O pin while \bar{E} is "L". However, if an internal memory is read, external data is ignored while \bar{E} is "L".

R/\bar{W} is a read/write signal which indicates a read when it is "H" and a write when it is "L".

\bar{BHE} is a byte high enable signal which indicates that an odd address is accessed when it is "L".

Therefore, two bytes at even and odd addresses are accessed simultaneously if address A0 is "L" and \bar{BHE} is "L".

ALE is an address latch enable signal used to latch the address signal from a multiplexed signal of address and data. The latch is transparent while ALE is "H" to let the address signal pass through and held while ALE is "L".

New product

\overline{HLDA} is a hold acknowledge signal and is used to notify externally when the microcomputer receives \overline{HOLD} input and enters hold state. \overline{HOLD} is a hold request signal. It is an input signal used to put the microcomputer in hold state. \overline{HOLD} input is accepted when the internal clock ϕ falls from "H" level to "L" level while the bus is not used. P00/A0 to P07/A7 pins, P10/A8/D8 to P17/A15/D15 pins, P20/A16/D0 to P27/A23/D7 pins, P30/R/W pin, and P31/BHE pin are floating while the microcomputer stays in hold state. These pins are floating after one cycle of the internal clock ϕ later than \overline{HLDA} signal changes to "L" level. At the removing of hold state, these ports are removed from floating state after one cycle of internal clock ϕ later than \overline{HLDA} signal changes to "H" level.

\overline{RDY} is a ready signal. If this signal goes "L", the internal clock ϕ stops at "L". \overline{RDY} is used when slow external memory is attached. P42/ ϕ 1 pin is an output pin for clock ϕ 1. The ϕ 1 output is independent of \overline{RDY} and does not stop even when internal clock ϕ stops because of "L" input to the \overline{RDY} pin. As shown in Table 2, ϕ 1 output can also be stopped with the signal output disable selection bit "1". In this case, write "1" to the port P42 direction register.

(2) Evaluation chip mode [11]

Evaluation chip mode is entered by applying voltage twice the V_{cc} voltage to the CNVss pin. This mode is normally used for evaluation tools.

The functions of \overline{E} , P00/A0 to P07/A7 pins, $\overline{R/W}$, \overline{BHE} , \overline{ALE} , and \overline{HLDA} are the same as those in microprocessor mode.

P10/A8/D8 to P17/A15/D15 pins function as address output pins while \overline{E} is "H" and as data I/O pin of odd addresses while \overline{E} is "L" regardless of the BYTE pin level. However, if an internal memory is read, external data is ignored while \overline{E} is "L". P20/A16/D0 to P27/A23/D7 pins function as address output pins while \overline{E} is "H" and as data I/O pin of even addresses while \overline{E} is "L" when the BYTE pin level is "L". However, if an internal memory is read, external data is ignored while \overline{E} is "L".

When the BYTE pin level is "H" or $2 \cdot V_{cc}$, port P2 functions as an address output pin while \overline{E} is "H" and as data I/O pin of even and odd addresses while \overline{E} is "L". However, if an internal memory is read, external data is ignored while \overline{E} is "L".

Port P4 and its data direction which are located at address 0A16 and 0C16 are treated differently in evaluation chip mode. When these

addresses are accessed, the data bus width is treated as 16 bits regardless of the BYTE pin level, and the access cycle is treated as internal memory regardless of the wait bit.

The functions of \overline{HOLD} and \overline{RDY} are the same as those in microprocessor mode. Clock ϕ 1 from P42/ ϕ 1 pin is always output regardless of signal output disable selection bit.

Ports P43 to P46 become MX, QCL, VDA, and VPA output pins respectively. Port P47 becomes the \overline{DBC} input pin.

The MX signal normally contents of flag m, but the contents of flag x is output if the CPU is using flag x.

QCL is the queue buffer clear signal. It becomes "H" when the instruction queue buffer is cleared, for example, when a jump instruction is executed.

VDA is the valid data address signal. It becomes "H" while the CPU is reading data from data buffer or writing data to data buffer. It also becomes "H" when the first byte of the instruction (operation code) is read from the instruction queue buffer.

VPA is the valid program address signal. It becomes "H" while the CPU is reading an instruction code from the instruction queue buffer.

\overline{DBC} is the debug control signal and is used for debugging. Table 1 shows the relationship between the CNVss pin input levels and processor modes.

Table 1. Relationship between CNVss pin input levels and processor modes

CNVss	Mode	Description
V_{ss}	• Microprocessor • Evaluation chip	Microprocessor mode upon starting after reset.
$2 \cdot V_{cc}$	• Evaluation chip	Evaluation chip mode only.

Table 2. Function of signal output disable selection bit CM_6 (bit 6 of oscillation circuit control register 0)

Processor mode	Pin	Function	
		$CM_6 = "0"$	$CM_6 = "1"$
Microprocessor mode	\overline{E}	\overline{E} is output when the internal/external memory area is accessed. After WIT/STP instruction is executed, "H" is output.	\overline{E} is output only when the external memory area is accessed. "L" is output after WIT/STP instruction is executed. * Standby state selection bit (bit 0 of port function control register) must be set to "1".
	ϕ 1	Clock ϕ 1 is output.	"H" or "L" is output. (Output the content of P42 latch.) * Port P42 direction register must be set to "1".

Note. Functions shown in Table 2 cannot be emulated in a debugger.

New product

RESET CIRCUIT

The microcomputer is released from the reset state when the $\overline{\text{RESET}}$ pin is returned to "H" level after holding it at "L" level with the power source voltage at 2.7 – 5.5 V. Program execution starts at the address formed by setting address $A_{23} - A_{16}$ to 00_{16} , $A_{15} - A_8$ to the contents of address FFF_{16} , and $A_7 - A_0$ to the contents of address $FFFE_{16}$. Figure 12 shows the status of the internal registers during reset. Figure 13 shows an example of a reset circuit. If the stabilized clock

is input from the external to the main-clock oscillation circuit, the reset input voltage must be 0.55 V or less when the power source voltage reaches 2.7 V. If a resonator/oscillator is connected to the main-clock oscillation circuit, change the reset input voltage from "L" to "H" after the main-clock oscillation is fully stabilized.




Fig. 12 Microcomputer internal status during reset

New product




Fig. 13 Example of a reset circuit

ADDRESSING MODES

The M37733S4LHP has 28 powerful addressing modes. Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE - CHIP 16-BIT MICROCOMPUTERS for the details of each addressing mode.

MACHINE INSTRUCTION LIST

The M37733S4LHP has 103 machine instructions. Refer to the MITSUBISHI SEMICONDUCTORS DATA BOOK SINGLE - CHIP 16-BIT MICROCOMPUTERS for details.

New product

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Power source voltage		-0.3 to +7	V
AV _{cc}	Analog power source voltage		-0.3 to +7	V
V _i	Input voltage RESET, CNV _{ss} , BYTE		-0.3 to +12	V
V _i	Input voltage P10/A8/D8 - P17/A15/D15, P20/A16/D0 - P27/A23/D7, P43 - P47, P50 - P57, P60 - P67, P70 - P77, P80 - P87, V _{REF} , X _{IN} , HOLD, RDY		-0.3 to V _{cc} + 0.3	V
V _o	Output voltage P00/A0 - P07/A7, P10/A8/D8 - P17/A15/D15, P20/A16/D0 - P27/A23/D7, P30/R/W, P31/BHE, P32/ALE, P33/HLD _A , P42/ φ 1, P43 - P47, P50 - P57, P60 - P67, P70 - P77, P80 - P87, X _{OUT} , E		-0.3 to V _{cc} + 0.3	V
P _d	Power dissipation	T _a = 25 °C	200	mW
T _{opr}	Operating temperature		-40 to +85	°C
T _{stg}	Storage temperature		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (V_{cc} = 2.7 - 5.5 V, T_a = -40 to +85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
V _{cc}	Power source voltage	f(X _{IN}) : Operating	2.7	5.5	V
		f(X _{IN}) : Stopped, f(X _{CIN}) = 32.768 kHz	2.7	5.5	
AV _{cc}	Analog power source voltage		V _{cc}	V	
V _{ss}	Power source voltage		0	V	
AV _{ss}	Analog power source voltage		0	V	
V _{IH}	High-level input voltage HOLD, RDY, P43 - P47, P50 - P57, P60 - P67, P70 - P77, P80 - P87, X _{IN} , RESET, CNV _{ss} , BYTE, X _{CIN} (Note 3)	0.8 V _{cc}		V _{cc}	V
V _{IH}	High-level input voltage P10/A8/D8 - P17/A15/D15, P20/A16/D0 - P27/A23/D7	0.5 V _{cc}		V _{cc}	V
V _{IL}	Low-level input voltage HOLD, RDY, P43 - P47, P50 - P57, P60 - P67, P70 - P77, P80 - P87, X _{IN} , RESET, CNV _{ss} , BYTE, X _{CIN} (Note 3)	0		0.2V _{cc}	V
V _{IL}	Low-level input voltage P10/A8/D8 - P17/A15/D15, P20/A16/D0 - P27/A23/D7	0		0.16V _{cc}	V
I _{OH(peak)}	High-level peak output current P00/A0 - P07/A7, P10/A8/D8 - P17/A15/D15, P20/A16/D0 - P27/A23/D7, P30/R/W, P31/BHE, P32/ALE, P33/HLD _A , P42/ φ 1, P43 - P47, P50 - P57, P60 - P67, P70 - P77, P80 - P87			-10	mA
I _{OH(avg)}	High-level average output current P00/A0 - P07/A7, P10/A8/D8 - P17/A15/D15, P20/A16/D0 - P27/A23/D7, P30/R/W, P31/BHE, P32/ALE, P33/HLD _A , P42/ φ 1, P43 - P47, P50 - P57, P60 - P67, P70 - P77, P80 - P87			-5	mA
I _{OL(peak)}	Low-level peak output current P00/A0 - P07/A7, P10/A8/D8 - P17/A15/D15, P20/A16/D0 - P27/A23/D7, P30/R/W, P31/BHE, P32/ALE, P33/HLD _A , P42/ φ 1, P43, P54 - P57, P60 - P67, P70 - P77, P80 - P87			10	mA
I _{OL(peak)}	Low-level peak output current P44 - P47, P50 - P53			16	mA
I _{OL(avg)}	Low-level average output current P00/A0 - P07/A7, P10/A8/D8 - P17/A15/D15, P20/A16/D0 - P27/A23/D7, P30/R/W, P31/BHE, P32/ALE, P33/HLD _A , P42/ φ 1, P43, P54 - P57, P60 - P67, P70 - P77, P80 - P87			5	mA
I _{OL(avg)}	Low-level average output current P44 - P47, P50 - P53			12	mA
f(X _{IN})	Main-clock oscillation frequency (Note 4)			12	MHz
f(X _{CIN})	Sub-clock oscillation frequency		32.768	50	kHz

Notes 1. Average output current is the average value of a 100 ms interval.

2. The sum of I_{OL(peak)} for ports P00/A0 - P07/A7, P10/A8/D8 - P17/A15/D15, P20/A16/D0 - P27/A23/D7, P30/R/W, P31/BHE, P32/ALE, P33/HLD_A and P8 must be 80 mA or less, the sum of I_{OH(peak)} for ports P00/A0 - P07/A7, P10/A8/D8 - P17/A15/D15, P20/A16/D0 - P27/A23/D7, P30/R/W, P31/BHE, P32/ALE, P33/HLD_A and P8 must be 80 mA or less, the sum of I_{OL(peak)} for ports P4, P5, P6, and P7 must be 100 mA or less, and the sum of I_{OH(peak)} for ports P4, P5, P6, and P7 must be 80 mA or less.

3. Limits V_{IH} and V_{IL} for X_{CIN} are applied when the sub clock external input selection bit = "1".

4. The maximum value of f(X_{IN}) = 6 MHz when the main clock division selection bit = "1".

New product

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_a = -40\text{ to }+85\text{ }^\circ\text{C}$, $f(X_{IN}) = 12\text{ MHz}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min.	Typ.	Max.		
V _{OH}	High-level output voltage P00/A0 – P07/A7, P10/A8/D8 – P17/A15/D15, P20/A16/D0 – P27/A23/D7, P33/HLDA, P42/ ϕ 1, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87	V _{CC} = 5 V, I _{OH} = –10 mA	3			V	
			V _{CC} = 3 V, I _{OH} = –1 mA	2.5			
V _{OH}	High-level output voltage P00/A0 – P07/A7, P10/A8/D8 – P17/A15/D15, P20/A16/D0 – P27/A23/D7, P33/HLDA, P42/ ϕ 1	V _{CC} = 5 V, I _{OH} = –400 μ A	4.7			V	
V _{OH}	High-level output voltage P30/R/W, P31/BHE, P32/ALE	V _{CC} = 5 V, I _{OH} = –10 mA	3.1			V	
		V _{CC} = 5 V, I _{OH} = –400 μ A	4.8				
		V _{CC} = 3 V, I _{OH} = –1 mA	2.6				
V _{OH}	High-level output voltage \bar{E}	V _{CC} = 5 V, I _{OH} = –10 mA	3.4			V	
		V _{CC} = 5 V, I _{OH} = –400 μ A	4.8				
		V _{CC} = 3 V, I _{OH} = –1 mA	2.6				
V _{OL}	Low-level output voltage P00/A0 – P07/A7, P10/A8/D8 – P17/A15/D15, P20/A16/D0 – P27/A23/D7, P33/HLDA, P42/ ϕ 1, P43, P54 – P57, P60 – P67, P70 – P77, P80 – P87	V _{CC} = 5 V, I _{OL} = 10 mA			2	V	
		V _{CC} = 3 V, I _{OL} = 1 mA			0.5		
V _{OL}	Low-level output voltage P44 – P47, P50 – P53	V _{CC} = 5 V, I _{OL} = 16 mA			1.8	V	
		V _{CC} = 3 V, I _{OL} = 10 mA			1.5		
V _{OL}	Low-level output voltage P00/A0 – P07/A7, P10/A8/D8 – P17/A15/D15, P20/A16/D0 – P27/A23/D7, P33/HLDA, P42/ ϕ 1	V _{CC} = 5 V, I _{OL} = 2 mA			0.45	V	
V _{OL}	Low-level output voltage P30/R/W, P31/BHE, P32/ALE	V _{CC} = 5 V, I _{OL} = 10 mA			1.9	V	
		V _{CC} = 5 V, I _{OL} = 2 mA			0.43		
		V _{CC} = 3 V, I _{OL} = 1 mA			0.4		
V _{OL}	Low-level output voltage \bar{E}	V _{CC} = 5 V, I _{OL} = 10 mA			1.6	V	
		V _{CC} = 5 V, I _{OL} = 2 mA			0.4		
		V _{CC} = 3 V, I _{OL} = 1 mA			0.4		
V _{T+} – V _{T–}	Hysteresis HOLD, RDY, TA0IN – TA4IN, TB0IN – TB2IN, INT0 – INT2, ADTRG, CTS0, CTS1, CTS2, CLK0, CLK1, CLK2, K10 – K13	V _{CC} = 5 V	0.4		1	V	
		V _{CC} = 3 V	0.1		0.7		
V _{T+} – V _{T–}	Hysteresis RESET	V _{CC} = 5 V	0.2		0.5	V	
		V _{CC} = 3 V	0.1		0.4		
V _{T+} – V _{T–}	Hysteresis X _{IN}	V _{CC} = 5 V	0.1		0.4	V	
		V _{CC} = 3 V	0.06		0.26		
V _{T+} – V _{T–}	Hysteresis X _{CIN} (When external clock is input)	V _{CC} = 5 V	0.1		0.4	V	
		V _{CC} = 3 V	0.06		0.26		
I _{IH}	High-level input current P10/A8/D8 – P17/A15/D15, P20/A16/D0 – P27/A23/D7, P43 – P47, P50 – P57, P60 – P67, P70 – P77, P80 – P87, X _{IN} , RESET, CNV _{SS} , BYTE	V _{CC} = 5 V, V _I = 5 V			5	μ A	
		V _{CC} = 3 V, V _I = 3 V			4		
I _{IL}	Low-level input current P10/A8/D8 – P17/A15/D15, P20/A16/D0 – P27/A23/D7, P43 – P47, P50 – P53, P60, P61, P65 – P67, P70 – P77, P80 – P87, X _{IN} , RESET, CNV _{SS} , BYTE	V _{CC} = 5 V, V _I = 0 V			–5	μ A	
		V _{CC} = 3 V, V _I = 0 V			–4		
I _{IL}	Low-level input current P54 – P57, P62 – P64	V _I = 0 V, without a pull-up transistor	V _{CC} = 5 V			–5	μ A
			V _{CC} = 3 V			–4	
		V _I = 0 V, with a pull-up transistor	V _{CC} = 5 V	–0.25	–0.5	–1.0	mA
			V _{CC} = 3 V	–0.08	–0.18	–0.35	
V _{RAM}	RAM hold voltage	When clock is stopped	2			V	

New product

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_a = -40$ to $+85\text{ }^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min.	Typ.	Max.		
I _{CC}	Power source current	When external bus is in use, output pins are open, and other pins are V _{SS} .	$V_{CC} = 5\text{ V}$, $f(X_{IN}) = 12\text{ MHz}$ (square waveform), $f(f_2) = 6\text{ MHz}$, $f(X_{CIN}) = 32.768\text{ kHz}$, in operating (Note 1)		5.4	10.8	mA
			$V_{CC} = 3\text{ V}$, $f(X_{IN}) = 12\text{ MHz}$ (square waveform), $f(f_2) = 6\text{ MHz}$, $f(X_{CIN}) = 32.768\text{ kHz}$, in operating (Note 1)		3.6	7.2	mA
			$V_{CC} = 3\text{ V}$, $f(X_{IN}) = 12\text{ MHz}$ (square waveform), $f(f_2) = 0.75\text{ MHz}$, $f(X_{CIN}) = \text{Stopped}$, in operating		0.5	1.0	mA
			$V_{CC} = 3\text{ V}$, $f(X_{IN}) = 12\text{ MHz}$ (square waveform), $f(X_{CIN}) = 32.768\text{ kHz}$, when a WIT instruction is executed (Note 2)		6	12	$\mu\text{ A}$
			$V_{CC} = 3\text{ V}$, $f(X_{IN}) = \text{Stopped}$, $f(X_{CIN}) = 32.768\text{ kHz}$, in operating (Note 3)		40	80	$\mu\text{ A}$
			$V_{CC} = 3\text{ V}$, $f(X_{IN}) = \text{Stopped}$, $f(X_{CIN}) = 32.768\text{ kHz}$, when a WIT instruction is executed (Note 4)		3	6	$\mu\text{ A}$
			$T_a = 25\text{ }^\circ\text{C}$, when clock is stopped			1	$\mu\text{ A}$
			$T_a = 85\text{ }^\circ\text{C}$, when clock is stopped			20	$\mu\text{ A}$

- Notes**
1. This applies when the main clock external input selection bit = "1", the main clock division selection bit = "0", and the signal output stop bit = "1".
 2. This applies when the main clock external input selection bit = "1" and the system clock stop bit at wait state = "1".
 3. This applies when CPU and the clock timer are operating with the sub clock (32.768 kHz) selected as the system clock.
 4. This applies when the X_{cout} drivability selection bit = "0" and the system clock stop bit at wait state = "1".

A-D CONVERTER CHARACTERISTICS

($V_{CC} = AV_{CC} = 5\text{ V}$, $V_{SS} = AV_{SS} = 0\text{ V}$, $T_a = -40$ to $+85\text{ }^\circ\text{C}$, $f(X_{IN}) = 12\text{ MHz}$, unless otherwise noted (Note))

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution	$V_{REF} = V_{CC}$			10	Bits
—	Absolute accuracy	$V_{REF} = V_{CC}$			± 3	LSB
RLADDER	Ladder resistance	$V_{REF} = V_{CC}$	10		25	k Ω
t _{CONV}	Conversion time		19.6			$\mu\text{ s}$
V _{REF}	Reference voltage		2.7		V_{CC}	V
V _{IA}	Analog input voltage		0		V_{REF}	V

Note. This applies when the main clock division selection bit = "0" and $f(f_2) = 6\text{ MHz}$.

New product

TIMING REQUIREMENTS ($V_{CC} = 2.7 - 5.5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_a = -40\text{ to }+85\text{ }^\circ\text{C}$, $f(X_{IN}) = 12\text{ MHz}$, unless otherwise noted (Note 1))

Notes 1. This applies when the main clock division selection bit = "0" and $f(f_2) = 6\text{ MHz}$.

2. Input signal's rise/fall time must be 100 ns or less, unless otherwise noted.

External clock input

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t_c	External clock input cycle time (Note 1)	83		ns
$t_{w(H)}$	External clock input high-level pulse width (Note 2)	33		ns
$t_{w(L)}$	External clock input low-level pulse width (Note 2)	33		ns
t_r	External clock rise time		15	ns
t_f	External clock fall time		15	ns

Notes 1. When the main clock division selection bit = "1", the minimum value of $t_c = 166\text{ ns}$.

2. When the main clock division selection bit = "1", values of $t_{w(H)} / t_c$ and $t_{w(L)} / t_c$ must be set to values from 0.45 through 0.55.

Microprocessor mode

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{su}(P4D-E)$	Port P4 input setup time	200		ns
$t_{su}(P5D-E)$	Port P5 input setup time	200		ns
$t_{su}(P6D-E)$	Port P6 input setup time	200		ns
$t_{su}(P7D-E)$	Port P7 input setup time	200		ns
$t_{su}(P8D-E)$	Port P8 input setup time	200		ns
$t_h(E-P4D)$	Port P4 input hold time	0		ns
$t_h(E-P5D)$	Port P5 input hold time	0		ns
$t_h(E-P6D)$	Port P6 input hold time	0		ns
$t_h(E-P7D)$	Port P7 input hold time	0		ns
$t_h(E-P8D)$	Port P8 input hold time	0		ns
$t_{su}(D-E)$	Data input setup time	80		ns
$t_{su}(RDY-\phi_1)$	RDY input setup time	80		ns
$t_{su}(HOLD-\phi_1)$	HOLD input setup time	80		ns
$t_h(E-D)$	Data input hold time	0		ns
$t_h(\phi_1-RDY)$	RDY input hold time	0		ns
$t_h(\phi_1-HOLD)$	HOLD input hold time	0		ns

New product

Timer A input (Count input in event counter mode)

Symbol	parameter	Limits		Unit
		Min.	Max.	
$t_{c(TA)}$	TA _{in} input cycle time	250		ns
$t_{w(TAH)}$	TA _{in} input high-level pulse width	125		ns
$t_{w(TAL)}$	TA _{in} input low-level pulse width	125		ns

Timer A input (Gating input in timer mode)

Symbol	parameter	Limits		Unit
		Min.	Max.	
$t_{c(TA)}$	TA _{in} input cycle time (Note)	666		ns
$t_{w(TAH)}$	TA _{in} input high-level pulse width (Note)	333		ns
$t_{w(TAL)}$	TA _{in} input low-level pulse width (Note)	333		ns

Note. Limits change depending on $f(X_{IN})$. Refer to "DATA FORMULAS."

Timer A input (External trigger input in one-shot pulse mode)

Symbol	parameter	Limits		Unit
		Min.	Max.	
$t_{c(TA)}$	TA _{in} input cycle time (Note)	666		ns
$t_{w(TAH)}$	TA _{in} input high-level pulse width	166		ns
$t_{w(TAL)}$	TA _{in} input low-level pulse width	166		ns

Note. Limits change depending on $f(X_{IN})$. Refer to "DATA FORMULAS."

Timer A input (External trigger input in pulse width modulation mode)

Symbol	parameter	Limits		Unit
		Min.	Max.	
$t_{w(TAH)}$	TA _{in} input high-level pulse width	166		ns
$t_{w(TAL)}$	TA _{in} input low-level pulse width	166		ns

Timer A input (Up-down input in event counter mode)

Symbol	parameter	Limits		Unit
		Min.	Max.	
$t_{c(UP)}$	TA _{iOUT} input cycle time	3333		ns
$t_{w(UPH)}$	TA _{iOUT} input high-level pulse width	1666		ns
$t_{w(UPL)}$	TA _{iOUT} input low-level pulse width	1666		ns
$t_{su(UP-T_{IN})}$	TA _{iOUT} input setup time	666		ns
$t_{h(T_{IN}-UP)}$	TA _{iOUT} input hold time	666		ns

Timer A input (Two-phase pulse input in event counter mode)

Symbol	parameter	Limits		Unit
		Min.	Max.	
$t_{c(TA)}$	TA _{JIN} input cycle time	2000		ns
$t_{su(TA_{JIN}-TA_{JOUT})}$	TA _{JIN} input setup time	500		ns
$t_{su(TA_{JOUT}-TA_{JIN})}$	TA _{JOUT} input setup time	500		ns

New product

Timer B input (Count input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time (one edge count)	250		ns
$t_{w(TBH)}$	TBiIN input high-level pulse width (one edge count)	125		ns
$t_{w(TBL)}$	TBiIN input low-level pulse width (one edge count)	125		ns
$t_{c(TB)}$	TBiIN input cycle time (both edges count)	500		ns
$t_{w(TBH)}$	TBiIN input high-level pulse width (both edges count)	250		ns
$t_{w(TBL)}$	TBiIN input low-level pulse width (both edges count)	250		ns

Timer B input (Pulse period measurement mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time (Note)	666		ns
$t_{w(TBH)}$	TBiIN input high-level pulse width (Note)	333		ns
$t_{w(TBL)}$	TBiIN input low-level pulse width (Note)	333		ns

Note. Limits change depending on $f(X_{IN})$. Refer to "DATA FORMULAS."

Timer B input (Pulse width measurement mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time (Note)	666		ns
$t_{w(TBH)}$	TBiIN input high-level pulse width (Note)	333		ns
$t_{w(TBL)}$	TBiIN input low-level pulse width (Note)	333		ns

Note. Limits change depending on $f(X_{IN})$. Refer to "DATA FORMULAS."

A-D trigger input

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(AD)}$	\overline{ADTRG} input cycle time (minimum allowable trigger)	1333		ns
$t_{w(ADL)}$	\overline{ADTRG} input low-level pulse width	166		ns

Serial I/O

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(CK)}$	CLKi input cycle time	333		ns
$t_{w(CKH)}$	CLKi input high-level pulse width	166		ns
$t_{w(CKL)}$	CLKi input low-level pulse width	166		ns
$t_{d(C-Q)}$	TxDi output delay time		100	ns
$t_{h(C-Q)}$	TxDi hold time	0		ns
$t_{su(D-C)}$	RxDi input setup time	65		ns
$t_{h(C-D)}$	RxDi input hold time	75		ns

External interrupt \overline{INT}_i input, key input interrupt \overline{KI}_i input

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{w(INH)}$	\overline{INT}_i input high-level pulse width	250		ns
$t_{w(INL)}$	\overline{INT}_i input low-level pulse width	250		ns
$t_{w(KIL)}$	\overline{KI}_i input low-level pulse width	250		ns

New product

DATA FORMULAS

Timer A input (Gating input in timer mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN input cycle time	$\frac{8 \times 10^9}{2 \cdot f(f_2)}$		ns
$t_{w(TAH)}$	TAiIN input high-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns
$t_{w(TAL)}$	TAiIN input low-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TA)}$	TAiIN input cycle time	$\frac{8 \times 10^9}{2 \cdot f(f_2)}$		ns

Timer B input (In pulse period measurement mode or pulse width measurement mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TB)}$	TBiIN input cycle time	$\frac{8 \times 10^9}{2 \cdot f(f_2)}$		ns
$t_{w(TBH)}$	TBiIN input high-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns
$t_{w(TBL)}$	TBiIN input low-level pulse width	$\frac{4 \times 10^9}{2 \cdot f(f_2)}$		ns

Note. $f(f_2)$ expresses the clock f_2 frequency.

For the relation to the main clock and sub clock, refer to Table 9 in data sheet "M37733MHBXXXFP".

New product

SWITCHING CHARACTERISTICS

($V_{CC} = 2.7 - 5.5 V$, $V_{SS} = 0 V$, $T_a = -40$ to $+85^{\circ}C$, $f(X_{IN}) = 12 MHz$, unless otherwise noted (Note))

Microprocessor mode

Symbol	Parameter	Test conditions	Limits		Unit
			Min.	Max.	
$t_d(E-P4Q)$	Port P4 data output delay time	Fig. 14		300	ns
$t_d(E-P5Q)$	Port P5 data output delay time			300	ns
$t_d(E-P6Q)$	Port P6 data output delay time			300	ns
$t_d(E-P7Q)$	Port P7 data output delay time			300	ns
$t_d(E-P8Q)$	Port P8 data output delay time			300	ns

Note. This applies when the main clock division selection bit = "0" and $f(f_2) = 6 MHz$.




Fig. 14 Measuring circuit for each pin

New product

Microprocessor mode

(V_{CC} = 2.7 – 5.5 V, V_{SS} = 0 V, T_a = –40 to +85 °C, f(X_{IN}) = 12 MHz, unless otherwise noted (Note 1))

Symbol	Parameter	(Note2) Wait mode	Test conditions	Limits		Unit
				Min.	Max.	
t _d (An–E)	Address output delay time	No wait	Fig. 14	20		ns
		Wait 1		182		ns
		Wait 0				
t _d (A–E)	Address output delay time	No wait		20		ns
		Wait 1		162		ns
		Wait 0				
th(E–An)	Address hold time			40		ns
t _w (ALE)	ALE pulse width	No wait		40		ns
		Wait 1		123		ns
		Wait 0				
t _{su} (A–ALE)	Address output setup time	No wait		10		ns
		Wait 1		93		ns
		Wait 0				
th(ALE–A)	Address hold time	No wait	9		ns	
		Wait 1	40		ns	
		Wait 0				
t _d (ALE–E)	ALE output delay time	No wait	4		ns	
		Wait 1	40		ns	
		Wait 0				
t _d (E–DQ)	Data output delay time			90	ns	
th(E–DQ)	Data hold time		40		ns	
t _w (EL)	Ē pulse width	No wait	131		ns	
		Wait 1	298		ns	
		Wait 0				
t _{pxz} (E–DZ)	Floating start delay time			10	ns	
t _{pzx} (E–DZ)	Floating release delay time		53		ns	
t _d (BHE–E)	BHĒ output delay time	No wait	20		ns	
		Wait 1	182		ns	
		Wait 0				
t _d (R/W–E)	R/W̄ output delay time	No wait	20		ns	
		Wait 1	182		ns	
		Wait 0				
th(E–BHE)	BHĒ hold time		33		ns	
th(E–R/W)	R/W̄ hold time		33		ns	
t _d (E–φ ₁)	φ ₁ output delay time		0	30	ns	
t _d (φ ₁ –HLDA)	HLDĀ output delay time			120	ns	

Notes 1. This applies when the main clock division selection bit = "0" and f(f₂) = 6 MHz.

2. No wait : Wait bit = "1".

Wait 1 : The external memory area is accessed with wait bit = "0" and wait selection bit = "1".

Wait 0 : The external memory area is accessed with wait bit = "0" and wait selection bit = "0".

New product

Bus timing data formulas

(V_{CC} = 2.7 – 5.5 V, V_{SS} = 0 V, Ta = –40 to +85 °C, f(XIN) = 12 MHz (Max.), unless otherwise noted (Note 1))

Symbol	Parameter	Wait mode	Limits		Unit
			Min.	Max.	
td(An–E)	Address output delay time	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
		Wait 1	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 68$		
		Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
td(A–E)	Address output delay time	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
		Wait 1	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 88$		
		Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
th(E–An)	Address hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
tw(ALE)	ALE pulse width	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
		Wait 1	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 43$		
		Wait 0	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
tsu(A–ALE)	Address output setup time	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 73$		ns
		Wait 1	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 73$		
		Wait 0	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 73$		ns
th(ALE–A)	Address hold time	No wait	9		ns
		Wait 1	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		
		Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
td(ALE–E)	ALE output delay time	No wait	4		ns
		Wait 1	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		
		Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
td(E–DQ)	Data output delay time			90	ns
th(E–DQ)	Data hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 43$		ns
tw(EL)	\bar{E} pulse width	No wait	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 35$		ns
		Wait 1	$\frac{4 \times 10^9}{2 \cdot f(f_2)} - 35$		
		Wait 0	$\frac{2 \times 10^9}{2 \cdot f(f_2)} - 35$		ns
tpxz(E–DZ)	Floating start delay time			10	ns
tpzx(E–DZ)	Floating release delay time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 30$		ns
td(BHE–E)	\overline{BHE} output delay time	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
		Wait 1	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 68$		
		Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
td(R/W–E)	R/\overline{W} output delay time	No wait	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
		Wait 1	$\frac{3 \times 10^9}{2 \cdot f(f_2)} - 68$		
		Wait 0	$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 63$		ns
th(E–BHE)	\overline{BHE} hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 50$		ns
th(E–R/W)	R/\overline{W} hold time		$\frac{1 \times 10^9}{2 \cdot f(f_2)} - 50$		ns
td(E– φ 1)	φ 1 output delay time		0	30	ns


Notes 1. This applies when the main-clock division selection bit = "0".

2. f(f₂) expresses the clock f₂ frequency.


For the relation to the main clock and sub clock, refer to Table 9 in data sheet "M37733MHBXXXFP".

New product


TIMING DIAGRAM




New product




New product




Microprocessor mode
(When wait bit = "1")



(When wait bit = "0")



(When wait bit = "1" or "0" in common)




Test conditions

- $V_{CC} = 2.7 - 5.5 \text{ V}$
- Input timing voltage : $V_{IL} = 0.2V_{CC}$, $V_{IH} = 0.8V_{CC}$
- Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$

New product

Microprocessor mode
(No wait : When wait bit = "1")




Test conditions

- $V_{CC} = 2.7 - 5.5 V$
- Output timing voltage : $V_{OL} = 0.8 V, V_{OH} = 2.0 V$
- Data input D_{MIN} : $V_{IL} = 0.16V_{CC}, V_{IH} = 0.5V_{CC}$

New product

Microprocessor mode

(Wait 1 : The external memory area is accessed when wait bit = "0" and wait selection bit = "1".)




Test conditions

- $V_{CC} = 2.7 - 5.5 V$
- Output timing voltage : $V_{OL} = 0.8 V, V_{OH} = 2.0 V$
- Data input D_{min} : $V_{IL} = 0.16V_{CC}, V_{IH} = 0.5V_{CC}$

New product

Microprocessor mode

(Wait 0 : The external memory area is accessed when wait bit = "0" and wait selection bit = "0".)



Test conditions

- $V_{CC} = 2.7 - 5.5 \text{ V}$
- Output timing voltage : $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$
- Data input D_{MIN} : $V_{IL} = 0.16V_{CC}$, $V_{IH} = 0.5V_{CC}$

New product




PACKAGE OUTLINE

80P6D-A


Plastic 80pin 12x12mm body LQFP

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
LQFP80-P-1212-0.50	-	0.44	Alloy 42

Scale : 2.5/1



Detail F



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	1.7
A ₁	0	0.1	0.2
A ₂	-	1.4	-
b	0.13	0.18	0.28
c	0.105	0.125	0.175
D	11.9	12.0	12.1
E	11.9	12.0	12.1
e	-	0.5	-
H _D	13.8	14.0	14.2
H _E	13.8	14.0	14.2
L	0.3	0.5	0.7
L ₁	-	1.0	-
y	-	-	0.1
θ	0°	-	10°
b ₂	-	0.225	-
l ₂	1.0	-	-
M _D	-	12.4	-
M _E	-	12.4	-

New product

MEMO

New product

MEMO

New product

Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.