

DATA SHEET

AU5780 SAE/J1850/VPW transceiver

Product specification
Supersedes data of 1997 Dec 22

1998 Jun 30

SAE/J1850/VPW transceiver

AU5780


FEATURES

- Supports SAE/J1850 VPW standard for in-vehicle class B multiplexing
- Bus speed 10.4 kbps nominal
- Drive capability 32 bus nodes
- Low RFI due to output waveshaping with adjustable slew rate
- Direct battery operation with protection against +50V load dump, jump start and reverse battery
- Bus terminals proof against automotive transients up to -200V/+200V
- Thermal overload protection
- Very low bus idle power consumption
- Diagnostic loop-back mode
- 4X mode (41.6 kbps) reception capability
- ESD protected to 9 kV on bus and battery pins
- 8-pin SOIC

DESCRIPTION

The AU5780 is a line transceiver being primarily intended for in-vehicle multiplex applications. It provides interfacing between a link controller and the physical bus wire. The device supports the SAE/J1850 VPWM standard with a nominal bus speed of 10.4 kbps.

PIN CONFIGURATION



QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{BATT.op}$	Operating supply voltage		6	12	24	V
T_A	Operating ambient temperature		-40		+125	°C
$V_{BATT.Id}$	Battery voltage	load dump; 1s			+50	V
$I_{BATT.Ip}$	Bus idle supply current	$V_{BATT}=12V$			200	μA
V_B	Bus voltage	$0 < V_{BATT} < 24V$	-20		+20	V
V_{BOH}	Bus output voltage	$300\Omega < R_L < 1.6k\Omega$	7.3		8.0	V
$-I_{BO.LIM}$	Bus output source current	$0V < V_{BO} < +8.5V$			47	mA
V_{BI}	Bus input threshold		3.65		4.1	V
t_p	Propagation delay	Tx to Rx	16		24	μs
V_{SR}	Bus output slew rate	$R_S = 56 k\Omega$		0.3		V/μs


ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
SO8: 8-pin plastic small outline package; Packed in tubes	-40 to +125°C	AU5780D	SOT96-1
SO8: 8-pin plastic small outline package; Packed on tape & reel	-40 to +125°C	AU5780D-T	SOT96-1

SAE/J1850/VPW transceiver

AU5780

BLOCK DIAGRAM



SL01195

SAE/J1850/VPW transceiver

AU5780

PIN DESCRIPTION

SYMBOL	PIN	DESCRIPTION
BATT	1	Battery supply input (12V nom.)
TX	2	Transmit data input; low: transmitter passive; high: transmitter active
R/F	3	Rise/fall slew rate set input
RX	4	Receive data output; low: active bus condition detected; float/high: passive bus condition detected
BUS_IN	5	Bus line receive input
/LB	6	Loop-back test mode control input; low: loop-back mode; high: normal communication mode
BUS_OUT	7	Bus line transmit output
GND	8	Ground

FUNCTIONAL DESCRIPTION

The AU5780 is an integrated line transceiver IC that interfaces an SAE/J1850 protocol controller IC to the vehicle's multiplexed bus line. It is primarily intended for automotive "Class B" multiplexing applications in passenger cars using VPW (Variable Pulse Width) modulated signals with a nominal bit rate of 10.4 kbps. The AU5780 also receives messages in the so-called 4X mode where data is transmitted with a typical bit rate of 41.6 kbps. The device provides transmit and receive capability as well as protection to a J1850 electronic module.

A J1850 link controller feeds the transmit data stream to the transceiver's TX input. The AU5780 transceiver waveshapes the TX data input signal with controlled rise & fall slew rates and rounded shape. The bus output signal is transmitted with both voltage and current control. The BUS_IN input is connected to the physical bus line via an external resistor. The external resistor and an internal capacitance provides filtering against RF bus noise. The incoming signal is output at the RX pin being connected to the J1850 link controller.

If the TX input is idle for a certain time, then the AU5780 enters a low-power mode. This mode is dedicated to help meet ignition-off current draw requirements. The BUS_IN input comparator is kept alive in the low-power mode. Normal power mode will be entered

again upon detection of activity, i.e., rising edge at the TX input. The device is able to receive and transmit a valid J1850 message when initially in low-power mode.

The AU5780 features special robustness at its BATT and BUS_OUT pins hence the device is well suited for applications in the automotive environment. Specifically, the BATT input is protected against 50V load dump, jump start and reverse battery condition. The BUS_OUT output is protected against wiring fault conditions, e.g., short circuit to battery voltage as well as typical automotive transients (i.e., -200V / +200V). In addition, an overtemperature shutdown function with hysteresis is incorporated which protects the device under system fault conditions. The chip temperature is sensed at the bus drive transistor in the output buffer. In case of the chip temperature reaching the trip point, the AU5780 will latch-off the transceiver function. The device is reset on the first rising edge on the TX input after a small decrease of the chip temperature.

The AU5780 also provides a loop-back mode for diagnostic purpose. If the /LB pin is open circuit or pulled low, then TX signal is internally looped back to the RX output independent of the signals on the bus. In this mode the electronic module is disconnected from the bus, i.e., the TX signal is not output to the physical bus line. In this mode, it can be used, e.g., for self-test purpose.

SAE/J1850/VPW transceiver

AU5780

CONTROL INPUT SUMMARY

TX	/LB	MODE	BIT VALUE	BUS_OUT	RX (out)
0	0	Loop-back	TX passive (default state)	float	float (high)
1	0	Loop-back	TX active	float	low
0	1	Communication	Transmitter passive	float	bus state ¹
1	1	Communication	Transmitter active	high	low

NOTE:

1. RX outputs the bus state. If the bus level is below the receiver threshold (i.e., all transmitters passive), then RX will be floating (i.e., high, considering external pull-up resistance). Otherwise, if the bus level is above the receiver threshold (i.e., at least one transmitter is active), then RX will be low.

ABSOLUTE MAXIMUM RATINGS

According to the IEC 134 Absolute Maximum System; operation is not guaranteed under these conditions; all voltages are referenced to pin 8 (GND); positive currents flow into the IC; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{BATT}	supply voltage		-20	+24	V
$V_{BATT.id}$	short-term supply voltage	load dump; $t < 1$ s		+50	V
$V_{BATT.tr1}$	transient supply voltage	SAE J1113 pulse 1	-100		V
$V_{BATT.tr2}$	transient supply voltage	SAE J1113 pulses 2		+150	V
$V_{BATT.tr3}$	transient supply voltage	SAE J1113 pulses 3A, 3B	-200	+200	V
V_B	Bus voltage	$R_f > 10$ k Ω ; $R_b > 10\Omega$ ¹	-20	+20	V
$V_{B.tr1}$	transient bus voltage	SAE J1113 pulse 1	-50		V
$V_{B.tr2}$	transient bus voltage	SAE J1113 pulses 2		+100	V
$V_{B.tr3}$	transient bus voltage	SAE J1113 pulses 3A, 3B	-200	+200	V
V_I	DC voltage on pins TX, R/F, RX, /LB		-0.3	7	V
ESD_{BATT}	ESD capability of BATT pin	Air gap discharge, $R=2$ k Ω , $C=150$ pF	-9	+9	kV
ESD_{bus}	ESD capability of BUS_OUT and BUS_IN pins	Air gap discharge, $R=2$ k Ω , $C=150$ pF	-9	+9	kV
ESD_{logic}	ESD capability of TX, RX, R/F, and /LB pins	Human Body, $R=1.5$ k Ω , $C=100$ pF	-2	+2	kV
P_{tot}	maximum power dissipation	at $T_{amb} = +125$ °C		164	mW
θ_{JA}	thermal impedance	in free air		152	°C/W
T_{amb}	operating ambient temperature		-40	+125	°C
T_{stg}	storage temperature		-40	+150	°C
T_{vj}	junction temperature		-40	+150	°C

NOTE:

1. For bus voltages $-20V < V_{bus} < -17V$ and $+17V < V_{bus} < +20V$ the current is limited by the external resistors R_b and R_f .

SAE/J1850/VPW transceiver

AU5780

CHARACTERISTICS

$-40^{\circ}\text{C} < T_{\text{amb}} < +125^{\circ}\text{C}$; $6\text{V} < V_{\text{BATT}} < 16\text{V}$; $V_{\text{LB}} > 3\text{V}$; $0 < V_{\text{BUS}} < +8.5\text{V}$;

$R_{\text{S}} = 56\text{ k}\Omega$ $R_{\text{d}} = 10\text{ k}\Omega$; $R_{\text{f}} = 15\text{ k}\Omega$; $R_{\text{b}} = 10\Omega$; $300\ \Omega < R_{\text{L}} < 1.6\text{ k}\Omega$;

all voltages are referenced to pin 8 (GND); positive currents flow into the IC; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{\text{BATT.id}}$	supply current; bus idle	TX low; Note 1			200	μA
$I_{\text{BATT.p}}$	supply current; passive state	TX low			1.5	mA
$I_{\text{BATT.oc}}$	supply current; no load	TX high			8	mA
$I_{\text{BATT.sc}}$	supply current; bus short to GND	TX high, $V_{\text{BO}} = 0\text{V}$			50	mA
T_{sd}	Thermal shutdown		155			$^{\circ}\text{C}$
T_{hys}	Thermal shutdown hysteresis		5		15	$^{\circ}\text{C}$
Pins TX and /LB						
V_{ih}	High level input voltage		3			V
V_{il}	Low level input voltage				0.9	V
V_{h}	Input hysteresis		0.4			V
I_{ih2}	TX high level input current	$V_{\text{i}} = 5\text{V}$	12		50	μA
I_{ih6}	/LB high level input current	$V_{\text{i}} = 5\text{V}$	3		10	μA
Pin RX						
V_{ol}	Low level output voltage	$I_{\text{o}} = 1.6\text{ mA}$			0.4	V
I_{ih}	High level output leakage	$V_{\text{o}} = 5\text{V}$	-10		+10	μA
I_{rx}	RX output current	$V_{\text{o}} = 5\text{V}$	4		20	mA
Pin BUS_OUT						
V_{olb}	BUS_OUT in loop-back mode; TX high or low	/LB low or floating; $0 < V_{\text{BATT}} < 24\text{V}$; $R_{\text{L}} = 1.6\text{ k}\Omega$			0.1	V
V_{ol}	BUS_OUT voltage; passive	TX low or floating; $0 < V_{\text{BATT}} < 24\text{V}$; $R_{\text{L}} = 1.6\text{ k}\Omega$			0.1	V
V_{oh}	BUS_OUT voltage; active	TX high; Note 2 $9\text{V} < V_{\text{BATT}} < 24\text{V}$; $300\ \Omega < R_{\text{L}} < 1.6\text{ k}\Omega$;	7.3		8	V
V_{ohb}	BUS_OUT voltage; low battery	TX high; $6\text{V} < V_{\text{BATT}} < 9\text{V}$; $300\ \Omega < R_{\text{L}} < 1.6\text{ k}\Omega$; Note 2	$V_{\text{BATT}} - 1.7$		8	V
$-I_{\text{BO.LIM}}$	BUS_OUT source current; bus positive	TX high; $0\text{V} < V_{\text{bus}} < +8.5\text{V}$			47	mA
$-I_{\text{BO.LIMn}}$	BUS_OUT source current; bus negative	TX high; $-17\text{V} < V_{\text{bus}} < 0\text{V}$			55	mA
$-I_{\text{BO.LK}}$	BUS_OUT leakage current; TX low; bus positive	TX low; $0\text{V} < V_{\text{BATT}} < 24\text{V}$; $0\text{V} < V_{\text{bus}} < +17\text{V}$	-10		+10	μA
$-I_{\text{BO.N}}$	BUS_OUT leakage current; TX low; bus negative	TX low; $0\text{V} < V_{\text{BATT}} < 24\text{V}$; $-17\text{V} < V_{\text{bus}} < 0\text{V}$	-10		+100	μA
$-I_{\text{BO.LOG}}$	BUS_OUT leakage current with loss of ground	$0\text{V} < V_{\text{BATT}} < 16\text{V}$	-10		100	μA
Pin BUS_IN						
V_{ih}	Input high voltage		4.1			V
V_{il}	Input low voltage				3.65	V
V_{h}	Input hysteresis		100			mV
V_{ilk}	Input leakage current	$-17\text{V} < V_{\text{bus}} < +17\text{V}$	-5		+5	μA

SAE/J1850/VPW transceiver

AU5780

DYNAMIC CHARACTERISTICS

$-40^{\circ}\text{C} < T_{\text{amb}} < +125^{\circ}\text{C}$; $9\text{V} < V_{\text{BATT}} < 16\text{V}$; $V_{\text{LB}} > 3\text{V}$; $0\text{V} < V_{\text{BUS}} < +8.5\text{V}$;
 $R_{\text{S}} = 56\text{ k}\Omega$; $R_{\text{d}} = 10\text{ k}\Omega$; $R_{\text{f}} = 15\text{ k}\Omega$; $R_{\text{b}} = 10\Omega$; $\text{BUS_OUT: } 300\Omega < R_{\text{L}} < 1.6\text{ k}\Omega$;
 $1.7\text{ }\mu\text{s} < (R_{\text{L}} * C_{\text{L}}) < 5.2\text{ }\mu\text{s}$; $2.2\text{ nF} < C_{\text{L}} < 16\text{ nF}$; $R_{\text{X}}: C_{\text{L}} < 40\text{pF}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Pins TX, RX, /LB						
t_{p}	Delay TX to RX rising and falling edge		16		25	μs
t_{pl}	Delay TX to RX rising and falling edge in loop-back mode	/LB low	16		25	μs
$t_{\text{p_lobatt}}$	Delay TX to RX rising and falling edge	$6\text{V} < V_{\text{BATT}} < 9\text{V}$	16		25	μs
$t_{\text{pl_lobatt}}$	Delay TX to RX rising and falling edge in loop-back mode	/LB low, $6\text{V} < V_{\text{BATT}} < 9\text{V}$	16		25	μs
t_{dlb}	Delay /LB to BUS_OUT	TX high, toggle /LB	1		10	μs
Pin BUS_OUT						
t_{bo}	Delay TX to BUS_OUT	measured at 3.875V	15		24	μs
$t_{\text{bo_lobatt}}$	Delay TX to BUS_OUT	measured at 3.875V, $6\text{V} < V_{\text{BATT}} < 9\text{V}$	15		24	μs
V_{sr}	Bus output voltage slew rate	$6\text{V} < V_{\text{BATT}} < 16\text{V}$; measured at 1.5V and min [6.25V, $V_{\text{BATT}} - 2.75\text{V}$]	0.238		0.365	V/ μs
I_{sr}	Bus output current slew rate	$6\text{V} < V_{\text{BATT}} < 16\text{V}$; $R_{\text{L}} = 100\Omega$; measured at 30% and 70% of waveform	0.87		2.1	$\text{mA}/\mu\text{s}$
$V_{\text{dB_limit}}$	Bus emissions voltage output	$f > 500\text{ kHz}$			-60	dBV
N_{R}	Bus noise rejection from battery	$30\text{ Hz} < f < 250\text{kHz}$	20			dB
N_{I}	Bus noise isolation from battery	$250\text{ kHz} < f < 200\text{ MHz}$	16			dB
Pin Rs						
K_{sr}	Slew rate relationship factor, Note 3		0.7	1	1.3	-
Pin BUS_IN						
C_{BIN}	Bus Input capacitance		10		20	pF
t_{DRXON} ; T_{DRXOFF}	Bus line to RX propagation delay	With 8V / 0V square wave input, $R_{\text{f}} = 15\text{k}\Omega$	0.4		1.7	μs
T_{DRX_Δ}	Bus line to RX propagation delay mismatch	$t_{\text{DRXOFF}} - t_{\text{DRXON}}$			1	μs
Pin BATT						
$t_{\text{low_power}}$	time-out to low power state	TX low	1		4	ms


NOTES:

- TX < 0.9V for more than 4 ms
- For $6\text{V} < V_{\text{BATT}} < 9\text{V}$ the bus output voltage is limited by the supply voltage.
For $16\text{V} < V_{\text{BATT}} < 24\text{V}$ (jump start) the load is limited by the package power dissipation ratings; the duration of this condition is recommended to be less than 90 seconds.
- $V_{\text{sr}} = (K_{\text{sr}} * V_{\text{sr, nom}} * R_{\text{s, nom}}) / R_{\text{s}}$
with $V_{\text{sr, nom}} = 0.3\text{ V}/\mu\text{s}$; $R_{\text{s, nom}} = 56\text{ k}\Omega$; $45\text{ k}\Omega < R_{\text{s}} < 70\text{ k}\Omega$

SAE/J1850/VPW transceiver

AU5780

APPLICATION INFORMATION



NOTES:



1. Value depends, e.g., on type of bus node. Example: primary node RL=1.6k , secondary node RL=11k.
2. For connection of /LB there are different options, e.g., connect to V_{CC} or to low-active reset or to a port pin.

SAE/J1850/VPW transceiver

AU5780

S08: plastic small outline package; 8 leads; body width 3.9mm

SOT96-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8° 0°
inches	0.069	0.010 0.004	0.057 0.049	0.01	0.019 0.014	0.0100 0.0075	0.20 0.19	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT96-1	076E03S	MS-012AA				95-02-04 97-05-22

SAE/J1850/VPW transceiver

AU5780

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088-3409
Telephone 800-234-7381

© Copyright Philips Electronics North America Corporation 1998
All rights reserved. Printed in U.S.A.

print code

Date of release: 05-96

Document order number:

9397 750 04079

Let's make things better.

Philips
Semiconductors



PHILIPS