

DS90CF384A/DS90CF364A +3.3V LVDS Receiver 24-Bit Flat Panel Display (FPD) Link—65 MHz, +3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) Link—65 MHz

General Description


The DS90CF384A receiver converts the four LVDS data streams (Up to 1.8 Gbps throughput or 227 Megabytes/sec bandwidth) back into parallel 28 bits of CMOS/TTL data (24 bits of RGB and 4 bits of Hsync, Vsync, DE and CNTL). Also available is the DS90CF364A that converts the three LVDS data streams (Up to 1.3 Gbps throughput or 170 Megabytes/sec bandwidth) back into parallel 21 bits of CMOS/TTL data (18 bits of RGB and 3 bits of Hsync, Vsync and DE). Both Receivers' outputs are Falling edge strobe. A Rising edge or Falling edge strobe transmitter (DS90C383A/DS90C363A) will interoperate with a Falling edge strobe Receiver without any translation logic.

This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

Features

- 20 to 65 MHz shift clock support
- 50% duty cycle on receiver output clock
- Best-in-Class Set & Hold Times on RxOUTPUTs
- Rx power consumption <142 mW (typ) @65MHz Grayscale
- Rx Power-down mode <200µW (max)
- ESD rating >7 kV (HBM), >700V (EIAJ)
- Supports VGA, SVGA, XGA and Dual Pixel SXGA.
- PLL requires no external components
- Compatible with TIA/EIA-644 LVDS standard
- Low profile 56-lead or 48-lead TSSOP package

Block Diagrams



© 1999 National Semiconductor Corporation

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

DS10087

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Lead Temperature (Soldering, 4 sec) +260°C

Maximum Package Power Dissipation Capacity @ 25°C MTD56 (TSSOP) Package:

DS90CF384A 1.61 W MTD48 (TSSOP) Package:

DS90CF364A 1.89 W

Package Derating:

DS90CF384A 12.4 mW/°C above +25°C DS90CF364A 15 mW/°C above +25°C ESD Rating

(HBM, 1.5 kΩ, 100 pF) > 7 kV (EIAJ, 0Ω, 200 pF) > 700V

Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V _{CC})	3.0	3.3	3.6	V
Operating Free Air				
Temperature (T _A)	-10	+25	+70	°C
Receiver Input Range	0		2.4	V
Supply Noise Voltage (V $_{\rm CC}$)			100	mV_PP

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Condition	Min	Тур	Max	Units	
CMOS/T	L DC SPECIFICATIONS (For PowerD	own Pin)					
V _{IH}	High Level Input Voltage			2.0		V _{CC}	V
V _{IL}	Low Level Input Voltage			GND		0.8	V
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA			-0.79	-1.5	V
I _{IN}	Input Current	$V_{IN} = 0.4V, 2.5V \text{ or } V_{CO}$;		+1.8	+10	μA
		V _{IN} = GND		-10	0		μA
CMOS/TT	TL DC SPECIFICATIONS						
V _{OH}	High Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$		2.7	3.3		V
V_{OL}	Low Level Output Voltage	I _{OL} = 2 mA			0.06	0.3	V
Ios	Output Short Circuit Current	V _{OUT} = 0V			-60	-120	mA
LVDS RE	CEIVER DC SPECIFICATIONS						
V_{TH}	Differential Input High Threshold	V _{CM} = +1.2V				+100	mV
V_{TL}	Differential Input Low Threshold						mV
I _{IN}	Input Current	$V_{IN} = +2.4V, V_{CC} = 3.6$	$V_{IN} = +2.4V, V_{CC} = 3.6V$			±10	μA
		$V_{IN} = 0V, V_{CC} = 3.6V$				±10	μΑ
RECEIVER SUPPLY CURRENT							
ICCRW	Receiver Supply Current	$C_L = 8 pF$,	f = 32.5 MHz		49	65	mA
	Worst Case	Worst Case Pattern,	f = 37.5 MHz		53	70	mA
		DS90CF384A (Figures 1, 4)	f = 65 MHz		81	105	mA
ICCRW	Receiver Supply Current	C _L = 8 pF,	f = 32.5 MHz		49	55	mA
	Worst Case	Worst Case Pattern,	f = 37.5 MHz		53	60	mA
		DS90CF364A (Figures 1, 4)	f = 65 MHz		78	90	mA
ICCRG	Receiver Supply Current,	C _L = 8 pF,	f = 32.5 MHz		28	45	mA
	16 Grayscale	16 Grayscale Pattern,	f = 37.5 MHz		30	47	mA
		(Figures 2, 3, 4)	f = 65 MHz		43	60	mA
ICCRZ	Receiver Supply Current	Power Down = Low			10	55	μA
	Power Down	Receiver Outputs Stay L	Receiver Outputs Stay Low during				
		Power Down Mode					

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Electrical Characteristics (Continued)

Note 2: Typical values are given for V_{CC} = 3.3V and T_A = +25C.

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{OD} and ΔV_{OD}).

Receiver Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units	
CLHT	CMOS/TTL Low-to-High Transition Time (Figure 4)			2	5	ns
CHLT	CMOS/TTL High-to-Low Transition Time (Figure 4)			1.8	5	ns
RSPos0	Receiver Input Strobe Position for Bit 0 (Figure 11, Figure 12)	0.7	1.1	1.4	ns	
RSPos1	Receiver Input Strobe Position for Bit 1		2.9	3.3	3.6	ns
RSPos2	Receiver Input Strobe Position for Bit 2		5.1	5.5	5.8	ns
RSPos3	Receiver Input Strobe Position for Bit 3		7.3	7.7	8.0	ns
RSPos4	Receiver Input Strobe Position for Bit 4		9.5	9.9	10.2	ns
RSPos5	Receiver Input Strobe Position for Bit 5		11.7	12.1	12.4	ns
RSPos6	Receiver Input Strobe Position for Bit 6		13.9	14.3	14.6	ns
RSKM	RxIN Skew Margin (Note 4) (Figure 13)	400			ps	
RCOP RxCLK OUT Period (Figure 5)				Т	50	ns
RCOH	RxCLK OUT High Time (Figure 5) f = 65 MHz		5.0	7.6	9.0	ns
RCOL	RxCLK OUT Low Time (Figure 5)		5.0	6.3	9.0	ns
RSRC	RxOUT Setup to RxCLK OUT (Figure 5)		4.5	7.3		ns
RHRC	RxOUT Hold to RxCLK OUT (Figure 5)		4.0	6.3		ns
RCCD	RxCLK IN to RxCLK OUT Delay 25°C, V _{CC} = 3.3V (Figure 6)			5.0	7.5	ns
RPLLS	RPLLS Receiver Phase Lock Loop Set (Figure 7)				10	ms
RPDD	PDD Receiver Power Down Delay (Figure 10)				1	μs

Note 4: Receiver Skew Margin is defined as the valid data sampling region at the receiver inputs. This margin takes into account the transmitter pulse positions (min and max) and the receiver input setup and hold time (internal data sampling window - RSPos). This margin allows for LVDS interconnect skew, inter-symbol interference (both dependent on type/length of cable), and clock jitter (less than 250 ps).

AC Timing Diagrams





FIGURE 1. "Worst Case" Test Pattern



AC Timing Diagrams (Continued)




FIGURE 3. "16 Grayscale" Test Pattern (DS90CF364A)(Notes 5, 6, 7, 8)

Note 5: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.

Note 6: The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.

Note 7: Figures 1, 3 show a falling edge data strobe (TxCLK IN/RxCLK OUT).

Note 8: Recommended pin to signal mapping. Customer may choose to define differently.




FIGURE 4. DS90CF384A/DS90CF364A (Receiver) CMOS/TTL Output Load and Transition Times




FIGURE 5. DS90CF384A/DS90CF364A (Receiver) Setup/Hold and High/Low Times

AC Timing Diagrams (Continued)




FIGURE 6. DS90CF384A/DS90CF364A (Receiver) Clock In to Clock Out Delay




FIGURE 7. DS90CF384A/DS90CF364A (Receiver) Phase Lock Loop Set Time





FIGURE 8. 28 Parallel TTL Data Inputs Mapped to LVDS Outputs - DS90CF384A








FIGURE 10. DS90CF384A/DS90CF364A (Receiver) Power Down Delay



AC Timing Diagrams (Continued)



C — Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and max Tppos — Transmitter output pulse position (min and max)

RSKM = Cable Skew (type, length) + Source Clock Jitter (cycle to cycle) (Note 9) + ISI (Inter-symbol interference) (Note 10) Cable Skew — typically 10 ps-40 ps per foot, media dependent

Note 9: Cycle-to-cycle jitter is less than 250 ps at 65 MHz.

Note 10: ISI is dependent on interconnect length; may be zero.

FIGURE 13. Receiver LVDS Input Skew Margin


DS90CF384A Pin Description—24-Bit FPD Link Receiver					
Pin Name	I/O	No.	Description		
RxIN+	1	4	Positive LVDS differential data inputs.		
RxIN-	I	4	Negative LVDS differential data inputs.		
RxOUT	0	28	TTL level data outputs. This includes: 8 Red, 8 Green, 8 Blue, and 3 control lines — FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable).		
RxCLK IN+	I	1	Positive LVDS differential clock input.		
RxCLK IN-	I	1	Negative LVDS differential clock input.		
RxCLK OUT	0	1	TTL level clock output. The falling edge acts as data strobe.		
PWR DOWN	I	1	TTL level input. When asserted (low input) the receiver outputs are low.		
V _{cc}	I	4	Power supply pins for TTL outputs.		
GND	I	5	Ground pins for TTL outputs.		
PLL V _{CC}	I	1	Power supply for PLL.		
PLL GND	I	2	Ground pin for PLL.		
LVDS V _{CC}	I	1	Power supply pin for LVDS inputs.		
LVDS GND	I	3	Ground pins for LVDS inputs.		


DS90CF364A Pin Description—18-Bit FPD Link Receiver

Pin Name	I/O	No.	Description
RxIN+	I	3	Positive LVDS differential data inputs. (Note 11)
RxIN-	I	3	Negative LVDS differential data inputs. (Note 11)
RxOUT	0	21	TTL level data outputs. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines—FPLINE, FPFRAME, DRDY (also referred to as HSYNC, VSYNC, Data Enable).
RxCLK IN+	I	1	Positive LVDS differential clock input.
RxCLK IN-	I	1	Negative LVDS differential clock input.
RxCLK OUT	0	1	TTL level clock output. The falling edge acts as data strobe.
PWR DOWN	I	1	TTL level input. When asserted (low input) the receiver outputs are low.
V _{cc}	I	4	Power supply pins for TTL outputs.
GND	I	5	Ground pins for TTL outputs.
PLL V _{CC}	I	1	Power supply for PLL.
PLL GND	I	2	Ground pin for PLL.
LVDS V cc	1	1	Power supply pin for LVDS inputs.
LVDS GND	I	3	Ground pins for LVDS inputs.

Note 11: These receivers have input failsafe bias circuitry to guarantee a stable receiver output for floating or terminated receiver inputs. Under these conditions receiver inputs will be in a HIGH state. If a clock signal is present, outputs will all be HIGH; if the clock input is also floating/terminated outputs will remain in the last valid state. A floating/terminated clock input will result in a HIGH clock output.








Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 12.5 ± 0.1 -A-GAGE PLANE 8.1 0.25 6.1 ± 0.1 -B-SEATING PLANE 00-80 4.05 $0.60^{\,+0.15}_{\,-0.10}$ DETAIL A □ 0.2 C B A TYPICAL ALL LEAD TIPS △ 0.1 C SEE DETAIL A ALL LEAD TIPS (0.90) 1.1 MAX 0.09-0.20 TYP 0.5 TYP 0.10 ± 0.05 TYP - 0.27 TYP 0.13 M A B S C S MTD48 (REV A) 48-Lead Molded Thin Shrink Small Outline Package, JEDEC Order Number DS90CF364AMTD **NS Package Number MTD48**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications