

# 256K x 16 Static RAM

#### **Features**

- Pin equivalent to CY7C1041BV33
- · High speed
  - $-t_{AA} = 10 \text{ ns}$
- · Low active power
  - -324 mW (max.)
- · 2.0V data retention
- · Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features

### Functional Description[1]


The CY7C1041CV33 is a high-performance CMOS Static RAM organized as 262,144 words by 16 bits.

Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte LOW Enable  $(\overline{BLE})$  is LOW, then data from I/O pins  $(I/O_0-I/O_7)$ , is written into the location specified on the address pins  $(A_0-A_{17})$ . If Byte HIGH Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub>-I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub>-A<sub>17</sub>).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte LOW Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on  $I/O_0 - I/O_7$ . If Byte HIGH Enable ( $\overline{BHE}$ ) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The input/output pins  $(I/O_0-I/O_{15})$  are placed in <u>a</u> high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a Write operation ( $\overline{\text{CE}}$  LOW, and  $\overline{\text{WE}}$  LOW).

The CY7C1041CV33 is available in a standard 44-pin 400-mil-wide body width SOJ and 44-pin TSOP II package with center power and ground (revolutionary) pinout, as well as a 48-ball fine-pitch ball grid array (FBGA) package.



#### **Selection Guide**

		-8	-10	-12	-15	-20	Unit
Maximum Access Time		8	10	12	15	20	ns
Maximum Operating Current	Commercial	100	90	85	80	75	mA
	Industrial	110	100	95	90	85	mA
Maximum CMOS Standby Current	Commercial/ Industrial	10	10	10	10	10	mA


Shaded areas contain advance information.

1. For guidelines on SRAM system design, please refer to the "System Design Guidelines" Cypress application note, available on the internet at www.cypress.com.



# **Pin Configurations**







### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ...... $-65^{\circ}$ C to +150 $^{\circ}$ C

Ambient Temperature with

Power Applied......–55°C to +125°C Supply Voltage on  $V_{CC}$  to Relative  $GND^{[2]}$ .... -0.5V to +4.6V

DC Voltage Applied to Outputs in High-Z State  $^{[2]}$  ......–0.5V to  $\rm V_{CC}$  + 0.5V

DC Input Voltage <sup>[2]</sup>	0.5V to V <sub>CC</sub> + 0.5V
Current into Outputs (LOW)	20 mA

### **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to +70°C	$3.3 \text{V} \pm 0.3 \text{V}$
Industrial	-40°C to +85°C	

# DC Electrical Characteristics Over the Operating Range

				-	8		10	-	12		15	-2	20	
Parameter	Description	Test Condition	ns	Min.	Max.	Unit								
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$		2.4		2.4		2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA			0.4		0.4		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.0	V <sub>CC</sub> + 0.3	V								
V <sub>IL</sub> [2]	Input LOW Voltage			-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \leq V_{I} \leq V_{CC}$		-1	+1	-1	+1	-1	+1	-1	+1	-1	+1	μΑ
l <sub>OZ</sub>	Output Leakage Current	$\begin{aligned} & \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ & \text{Output Disabled} \end{aligned}$		-1	+1	-1	+1	-1	+1	-1	+1	-1	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating	$V_{CC} = Max., f = f_{MAX} =$	Comm'l		100		90		85		80		75	mA
	Supply Current	1/t <sub>RC</sub>	Indus.		110		100		95		90		85	mA
I <sub>SB1</sub>	Automatic CE Power-down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{IH}} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, f = f_{\text{MAX}} \end{aligned}$			40		40		40		40		40	mA
I <sub>SB2</sub>	Automatic CE Power-down Current —CMOS Inputs	$\label{eq:local_control_control} \begin{split} & \underline{\text{Max}}. \ V_{\text{CC}}, \\ & \underline{\text{CE}} \ge V_{\text{CC}} - 0.3 \text{V}, \\ & V_{\text{IN}} \ge V_{\text{CC}} - 0.3 \text{V}, \\ & \text{or } V_{\text{IN}} \le 0.3 \text{V}, \ \text{f} = 0 \end{split}$	Comm'l Indus.		10		10		10		10		10	mA

Shaded areas contain advance information.

# Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = 3.3V$	8	pF
C <sub>OUT</sub>	I/O Capacitance		8	pF

#### Notes:

- Minimum voltage is-2.0V for pulse durations of less than 20 ns.
   Tested initially and after any design or process changes that may affect these parameters.

Document #: 38-05134 Rev. \*D



# AC Switching Characteristics<sup>[4]</sup> Over the Operating Range

			8	-	10	-	12		15	-2	20	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle					I		I	I	I	I	II.	
t <sub>power</sub> <sup>[5]</sup>	V <sub>CC</sub> (typical) to the first access	1		1		1		1		1		μs
t <sub>RC</sub>	Read Cycle Time	8		10		12		15		20		ns
t <sub>AA</sub>	Address to Data Valid		8		10		12		15		20	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		8		10		12		15		20	ns
t <sub>DOE</sub>	OE LOW to Data Valid		4		5		6		7		8	ns
t <sub>LZOE</sub>	OE LOW to Low-Z	0		0		0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[6, 7]</sup>		4		5		6		7		8	ns
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[7]</sup>	3		3		3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[6, 7]</sup>		4		5		6		7		8	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		8		10		12		15		20	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		4		5		6		7		8	ns
t <sub>LZBE</sub>	Byte Enable to Low-Z	0		0		0		0		0		ns
t <sub>HZBE</sub>	Byte Disable to High-Z		6		6		6		7		8	ns
Write Cycle <sup>[8</sup>	3, 9]		•	•				•		•		
t <sub>WC</sub>	Write Cycle Time	8		10		12		15		20		ns
t <sub>SCE</sub>	CE LOW to Write End	6		7		8		10		10		ns
t <sub>AW</sub>	Address Set-Up to Write End	6		7		8		10		10		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		0		0		ns
t <sub>SA</sub>	Write Cycle Time         8         10         12         15         20           CE LOW to Write End         6         7         8         10         10           Address Set-Up to Write End         6         7         8         10         10           Address Hold from Write End         0         0         0         0         0           Address Set-Up to Write Start         0         0         0         0         0		ns									
t <sub>PWE</sub>	WE Pulse Width	6		7		8		10		10		ns
t <sub>SD</sub>	Data Set-Up to Write End	4		5		6		7		8		ns
t <sub>HD</sub>	CE LOW to Write End       6       7       8       10       10         Address Set-Up to Write End       6       7       8       10       10         Address Hold from Write End       0       0       0       0       0         Address Set-Up to Write Start       0       0       0       0       0         WE Pulse Width       6       7       8       10       10			ns								
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[7]</sup>	3		3		3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[6, 7]</sup>		4		5		6		7		8	ns
t <sub>BW</sub>	Byte Enable to End of Write	6		7		8		10		10		ns
	Intain advance information			I	<u> </u>	1	1	1	1	1	I	

Shaded areas contain advance information.


- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V. 
  thower gives the minimum amount of time that the power supply should be at typical VCC values until the first memory access can be performed. 
  thuce, thuce, thuce, and thuce, are specified with a load capacitance of 5 pF as in part (d) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage. 
  At any given temperature and voltage condition, thuce is less than thuce, that is less than thuce, and thuce is less than thuce, and the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a Write, and the transition of either of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write. the Write.


  9. The minimum Write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.


Document #: 38-05134 Rev. \*D Page 4 of 11




### AC Test Loads and Waveforms[10]








#### **High-Z Characteristics**




### **Switching Waveforms**

# Read Cycle No. 1<sup>[11, 12]</sup>



# Read Cycle No. 2 (OE Controlled) [12, 13]




#### Notes:

- 10. AC characteristics (except High-Z) for all 8-ns and 10-ns parts are tested using the load conditions shown in Figure (a). All other speeds are tested using the Thevenin load shown in Figure (b). High-Z characteristics are tested for all speeds using the test load shown in Figure (d).
   11. Device is continuously selected. ÖE, ÖE, BHE and/or BHE = V<sub>IL</sub>.
- WE is HIGH for Read cycle.
- Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.




# Switching Waveforms (continued)

# Write Cycle No. 1 (CE Controlled)<sup>14, 15</sup>]



# Write Cycle No. 2 (BLE or BHE Controlled)




#### Notes:

14. Data I/O is high-impedance if OE or BHE and/or BLE = V<sub>IH</sub>.
 15. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



# Switching Waveforms (continued)

# Write Cycle No.3 (WE Controlled, OE LOW)



# **Truth Table**

CE	OE	WE	BLE	ВНЕ	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Х	Χ	Χ	Х	High-Z	High-Z	Power-down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data Out	High-Z	Read Lower Bits Only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High-Z	Data Out	Read Upper Bits Only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data In	High-Z	Write Lower Bits Only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High-Z	Data In	Write Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High-Z	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )



# **Ordering Information**

peed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C1041CV33-10BAC	BA48B	48-ball Fine Pitch BGA	Commercial
	CY7C1041CV33-10VC	V34	44-lead (400-mil) Molded SOJ	
	CY7C1041CV33-10ZC	Z44	44-pin TSOP II Z44	
	CY7C1041CV33-10BAI	BA48B	48-ball Fine Pitch BGA	Industrial
	CY7C1041CV33-10VI	V34	44-lead (400-mil) Molded SOJ	
	CY7C1041CV33-10ZI	Z44	44-pin TSOP II Z44	
12	CY7C1041CV33-12BAC	BA48B	48-ball Fine Pitch BGA	Commercial
	CY7C1041CV33-12VC	V34	44-lead (400-mil) Molded SOJ	
	CY7C1041CV33-12ZC	Z44	44-pin TSOP II Z44	
	CY7C1041CV33-12BAI	BA48B	48-ball Fine Pitch BGA	Industrial
	CY7C1041CV33-12VI	V34	44-lead (400-mil) Molded SOJ	
	CY7C1041CV33-12ZI	Z44	44-pin TSOP II Z44	
15	CY7C1041CV33-15BAC	BA48B	48-ball Fine Pitch BGA	Commercial
	CY7C1041CV33-15VC	V34	44-lead (400-mil) Molded SOJ	
	CY7C1041CV33-15ZC	Z44	44-pin TSOP II Z44	
	CY7C1041CV33-15BAI	BA48B	48-ball Fine Pitch BGA	Industrial
	CY7C1041CV33-15VI	V34	44-lead (400-mil) Molded SOJ	
	CY7C1041CV33-15ZI	Z44	44-pin TSOP II Z44	
20	CY7C1041CV33-20BAC	BA48B	48-ball Fine Pitch BGA	Commercial
	CY7C1041CV33-20VC	V34	44-lead (400-mil) Molded SOJ	
	CY7C1041CV33-20ZC	Z44	44-pin TSOP II Z44	
	CY7C1041CV33-20BAI	BA48B	48-ball Fine Pitch BGA	Industrial
	CY7C1041CV33-20VI	V34	44-lead (400-mil) Molded SOJ	
	CY7C1041CV33-20ZI	Z44	44-pin TSOP II Z44	

Document #: 38-05134 Rev. \*D Page 8 of 11




# **Package Diagrams**

0,36

Ċ

48-ball (7.00 mm x 8.5 mm x 1.2 mm) FBGA BA48B BOTTOM VIEW TOP VIEW A1 CORNER Ø0.05 (M) C ø0.25 MC A B A1 CORNER Ø0.30±0.05(48X) 1 2 3 4 5 6 Α ⊕ o o lo o o В 000000 С C 8,50±0,10-8.50±0,10 5,25 D 000000 D 000000 Е Ε 000000 F F 000000 G G  $\oplus \bigcirc \bigcirc |\bigcirc \oplus \oplus$ Н 1.875 A À В 7.00±0.10 0.75 3.75 0.53±0,05 В 7.00±0.10 // 0.25 C 0,21±0,05 △ 0.15(4X) SEATING PLANE 51-85106-\*D

### 44-lead (400-mil) Molded SOJ V34








### Package Diagrams (continued)


### 44-pin TSOP II Z44

DIMENSION (N MM (INCH) MAX MIN.









All products and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

		1	0-11	
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	109513	12/13/01	HGK	New Data Sheet
*A	112440	12/20/01	BSS	Updated 51-85106 from revision *A to *C
*B	112859	03/25/02	DFP	Added CY7C1042CV33 in BGA package Removed 1042 BGA option pin ACC Final Data Sheet
*C	116477	09/16/02	CEA	Add applications foot note to data sheet
*D	119797	10/21/02	DFP	Added 20-ns speed bin

Document #: 38-05134 Rev. \*D Page 11 of 11