

SC14422 Complete Baseband Processor for DECT Base Stations

General Description

Preliminary document version 1.1.

The SC14422 is a 3.0 Volt CMOS IC optimized to handle all the audio, signal and data processing needed within a DECT basestation. An ADPCM transcoder, a very low power CODEC and Analog Frontend are integrated. Direct connections towards analog or ISDN line interface.


The SC14422 is designed to be compatible with many radio interfaces. A dedicated TDMA controller handles all physical layer slot formats and radio control.

The integrated National Semiconductor's standard CR16A processor core with external Program memory (Flash or ROM) takes care of all the higher protocol stack. Programmable I/O ports can be configured as chip selects for I/O expanders, Serial Flash memory, interrupt source or I/O. A digital serial interface can be configured to interface to many codecs and ISDN devices with μ -Law, a-Law, linear or transparent data formats.

Features

- Integrated DECT base band transceiver optimized for GAP base stations according to ETS 300 175-2, 175-3 & 175-8.
- 3.0 to 5.5 Volt operating voltage.
- Embedded 16 bit CompactRISC™ CR16A Microprocessor with In System Emulation (ISE) mode.
- 2k + 4kbyte Data Memory.
- Two full duplex 32 kbits/sec ADPCM transcoder.
- 14-bit linear CODEC with programmable gain
- Serial interface to external codecs and ISDN interface circuits.
- Echo canceller, two echo suppressors, DTMF generator, sidetone and artificial echo loss.
- On-chip gaussian Modulator.
- Peak hold ADC for RSSI measurement
- Three input 8 bit successive approximation ADC.
- On board programmable Dedicated Instruction Processor (DIP) for all TDMA based events.
- Protected and unprotected half, full and double slot B-fields D00, D08, D32 and D80
- Standard DECT encryption with different keys for different MAC-connections.
- 6 MAC connections can be handled simultaneously.
- Flexible three wire interface to radio front synthesizer.
- Three general purpose I/O ports with programmable interrupts.
- General purpose full duplex UART.
- SPI™ and MICROWIRE™ interfaces.
- Two general purpose timers and watchdog timer.
- Programmable chip selects to 8 bit wide ROM, SRAM NAND Flash Memory and I/O expanders.
- Capture timer for frequency measurement for e.g. metering, ringing and call progress tone detection.
- 100 pin TQFP-100 package.

System Diagram




4220030

SPI™ is a trademark of Motorola, MICROWIRE™ and CompactRISC™ are trademarks of National Semiconductor Corporation

Table of Contents

1.0 CONNECTION DIAGRAM	3
2.0 PIN DESCRIPTION	4

1.0 Connection Diagram



Order Number SC14422VJG (Standard version)
Order Number SC14422RVJG ('R' Version works with RTX-GAP Software)
See NS Package Number VJG100A

2.0 Pin Description

Table 1: Pin Description)

PIN NAME	NR	TYPE	DESCRIPTION
SCLK	1	1	OUTPUT/INPUT. CR16A bus interface System CLock output. In core mode this pin is input.
VDD	2		Digital supply voltage
VSS	3		Digital ground
PD _{7..0}	4-11	5	TRI-STATE OUTPUT. Programmable Power Down pins 7 to 0 to radio interface. PD _{7,6} have 12 mA drive.
RFCLK	12	5b	OUTPUT (Slope controlled). 10.368 MHz clock output. Logic '0' after reset or when disabled.
MEN1n	13	5	OUTPUT. Programmable Load Enable for synthesizer. Can be synchronized to LKD input.
SO	14	1	TRI-STATE OUTPUT. Serial data output.
SK	15	5	OUTPUT. Serial interface clock: 1.152 MHz
CMPOUT	16	1	TRI-STATE OUTPUT. Comparator output pin.
RDI	17	analog	INPUT. Received Data. The polarity of this input is programmable.
CMPREF	18	analog	INPUT. Comparator reference level. Internally a six bit DAC can be connected to this pin to compensate for DC offsets.
RSSI	19	analog	INPUT. Receiver Signal Strength Indication. This signal is connected to a 6-bit ADC input with peak hold circuitry. PD ₀ internally controls the peak hold circuitry. If PD ₀ is low RSSI is sampled, else the RSSI input will be connected to ground.
AVD	20		Analog supply voltage.
AVS	21		Analog ground.
TDO	22	5/analog	TRI-STATE OUTPUT. Transmit Data. The polarity of this output is programmable.
P0[0] or UTX	23	2	INPUT/OUTPUT with selectable pull up resistor. General purpose memory mapped I/O port bit. UART data output.
P0[1] or URX	24	3	INPUT/OUTPUT with selectable pull down resistor. General purpose memory mapped I/O port bit. UART data input.
P0[2] or CS0	25	2	INPUT/OUTPUT with selectable pull up resistor. General purpose memory mapped I/O port bit. Multi function Chip select output CS0
P0[3] or CS1	26	2	INPUT/OUTPUT with selectable pull up resistor. General purpose memory mapped I/O port bit. Multi function Chip select output CS1
P0[4] or CS2	27	2	INPUT/OUTPUT with selectable pull up resistor. General purpose memory mapped I/O port bit. Multi function Chip select output CS2
P0[5] or AD18	28	3	INPUT/OUTPUT with selectable pull down resistor. General purpose memory mapped I/O port bit. OUTPUT Address bit 18.
P0[6] or AD19	29	3	INPUT/OUTPUT with selectable pull down resistor. General purpose memory mapped I/O port bit. OUTPUT Address bit 19.
P0[7] or CLK100	30	2	INPUT/OUTPUT with selectable pull up resistor. General purpose memory mapped I/O port bit. OUTPUT 100 Hz clock synchronized to 10 msec frame.
P1[0] or P10_INT	31	2	INPUT/OUTPUT with selectable pull up resistor. General purpose memory mapped I/O port bit. Level sensitive interrupt source P10_INT
P1[1] or SCK	32	2	INPUT/OUTPUT with selectable pull up resistor. General purpose memory mapped I/O port bit. SPI Clock input/output
P1[2] or SEN	33	2	INPUT/OUTPUT with selectable pull up resistor. General purpose memory mapped I/O port bit. SPI Clock enable input if SPI slave. If SPI master this pin must be set/reset by software.
P1[3] or SDI	34	2	INPUT/OUTPUT with selectable pull up resistor. General purpose memory mapped I/O port bit. SPI data input
P1[4] or SDO	35	2	INPUT/OUTPUT with selectable pull up resistor. General purpose memory mapped I/O port bit. SPI data output

Table 1: Pin Description)

PIN NAME	NR	TYPE	DESCRIPTION
P1[5] or HOLDACKn	36	2	INPUT/OUTPUT with selectable pull up resistor. General purpose memory mapped I/O port bit. This pin can be configured as active low HOLD acknowledge. In Emulation mode HOLDACKn is automatically selected.
P1[6] or ISE	37	2	INPUT/OUTPUT with selectable pull up resistor. General purpose memory mapped I/O port. In development mode this pin generates an ISE interrupt to the CR16A core if high.
P1[7] or READY	38	4	INPUT/OUTPUT with open drain with 100 mA sink capability. If P1[7] is configured as READY pin then if HOLDn is '1', this pin will become low upon a read or write access by an external processor. Can be used to control a LED connected to VDD..
VDD	39		Digital supply voltage.
VSS	40		Digital ground.
P2[0] or PWM	41	4	INPUT/OUTPUT with open drain with 100mA sink capability. This pin can also be configured as single ended buzzer driver.
P2[1] or Buzzer+	42	1	INPUT/OUTPUT. General purpose memory mapped I/O port bit. P2[1,2] can be configured as complementary PWM output for e.g. buzzer control. P2[1,2] can drive 12 mA.
P2[2] or Buzzer-	43	1	INPUT/OUTPUT. General purpose memory mapped I/O port bit. P2[1,2] can be configured as complementary PWM output for e.g. buzzer control. P2[1,2] can drive 12 mA.
P2[3] or STR0	44	1	INPUT/OUTPUT. General purpose memory mapped I/O port bit. OUTPUT External interface strobe 0.
P2[4] or STR1	45	1	INPUT/OUTPUT. General purpose memory mapped I/O port bit. INPUT/OUTPUT. External interface strobe STR1.
TP	46	1	INPUT. Testpin
ICLK	47	1	INPUT/OUTPUT. External interface clock. On rising edge data is valid.
COU	48	4	INPUT/OUTPUT. External interface data input, codec output. If output, this pin is configured as an open drain. If the internal codec is used (format 1) an external pull up resistor is required.
CIN	49	1	INPUT/OUTPUT. PCM interface data output, codec input
TONE	50	1	INPUT. TONE input to capture timer (e.g. metering tones)
P2[5] or ADC0/DAC0	51	5/analog	DIGITAL OUTPUT/ANALOG INPUT. General purpose input to 8 bit ADC. 8 bit DAC if ADC0,1,2 are not selected. P2[5] can also be used as a digital output.
P2[6] or ADC1	52	5/analog	DIGITAL OUTPUT/ANALOG INPUT. General purpose input one to 8 bit ADC P2[6] can also be used as a digital output.
P2[7] or ADC2	53	5/analog	DIGITAL OUTPUT/ANALOG INPUT. General purpose input two to 8 bit ADC. P2[7] can also be used as a digital output.
Vref+	54	analog	OUTPUT. Positive microphone reference voltage.
MIC+	55	analog	INPUT. Microphone positive input.
AGND	56	analog	Signal ground output.
MIC-	57	analog	INPUT. Microphone negative input.
Vref-	58	analog	OUTPUT. Negative microphone reference voltage.
LRS-	59	analog	OUTPUT. Negative loudspeaker output.
LRS+	60	analog	OUTPUT. Positive loudspeaker output
AVD2	61		Analog supply.
AVS2	62		Analog ground.
DAC	63	analog	OUTPUT. 8 bit DAC output e.g. for frequency control
CAP	64	analog	External capacitor for crystal oscillator.
Xtal1	65	analog	INPUT. 10.368 MHz crystal connection.
VSS	66		Digital ground.
VDD	67		Positive supply voltage.

Table 1: Pin Description)

PIN NAME	NR	TYPE	DESCRIPTION
RSTn	68	1	INPUT. Active low Reset.
HOLDn or MI	69	2	INPUT/OUTPUT with fixed pull up. Selects HOLD mode. If set to '0', the CR16A processor will terminate its current instruction and the ADx, WRN, RDN will go TRI-STATE. In this mode an external CR16A can control the SC14422 completely. In Emulation mode MI output is automatically selected. Then this pin goes high if an internal interrupt is asserted. In core mode this pin is a maskable interrupt input MI to the CR16A core.
ACSn	70	5	OUTPUT. Auxiliary Chip Select not. This signal becomes low if the address range is within the programmed address range.
AD3..0	71-74	1	OUTPUT. Address bit 3 to 0. In HOLD mode these pins are input.
DAB7..0	82-75	1	INPUT/OUTPUT. Data bus bit 7..0
RCSn	83	5	OUTPUT. ROM Chip Select not. Low active if none of the internal peripherals or the ACSn is addressed.
AD10	84	1	OUTPUT. Address bit 10. In HOLD mode this pin is input.
RDn	85	1	OUTPUT. Active low read. In HOLD mode this pin is input.
AD11	86	1	OUTPUT. Address bit 11. In HOLD mode this pin is input.
AD9	87	1	OUTPUT. Address bit 9. In HOLD mode this pin is input.
AD8	88	1	OUTPUT. Address bit 8. In HOLD mode this pin is input.
AD13	89	1	OUTPUT. Address bit 13. In HOLD mode this pin is input.
AD14	90	1	OUTPUT. Address bit 14. In HOLD mode this pin is input.
AD17	91	1	OUTPUT. Address bit 17. In HOLD mode this pin is output.
WRn	92	1	OUTPUT. Active low write signal. In HOLD mode this pin is input.
AD16,15, 12	93-95	1	OUTPUT. Address bit 16,15 & 12. In HOLD mode these pins are input.
AD7-4	96-99	1	OUTPUT. Address bit 7 to 4. In HOLD mode these pins are input.
CLK1M	100	1	OUTPUT. Fixed bit clock output (1.152Mhz). Synchronized to the DECT bit clock. Will be logic '0' if the DECT Dedicated Instruction Processor (DIP) is frozen. Will be logic '1' after a hardware reset (RSTN) or software reset (DEBUG_REG[1]).

NOTE: All digital outputs can sink/source 2 mA unless otherwise specified. All digital inputs are Schmitt trigger types. After reset all I/Os are set to input and all pull-up or pull-down resistors are enabled. The p0[0] pull-up resistor is disabled at start-up.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com

National Semiconductor Europe
Fax: (+49) 0-180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32

National Semiconductor Asia Pacific Customer Response Group
Tel: 65-254-4466
Fax: 65-250-4466
Email: sea.support@nsc.com

National Semiconductor Japan Ltd.
Tel: 81-3-5620-6175
Fax: 81-3-5620-6179

www.national.com