INTEGRATED CIRCUITS

DATA SHEET

80C51/87C51/80C31

80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless low voltage (2.7V–5.5V), low power, high speed (33 MHz)

Product specification
Supersedes data of 1999 Apr 01
IC28 Data Handbook





80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33 MHz)

80C51/87C51/80C31

DESCRIPTION

The Philips 8XC51/31 is a high-performance static 80C51 design fabricated with Philips high-density CMOS technology with operation from 2.7V to 5.5V.

The 8XC51/31 contains a 4k \times 8 ROM, a 128 \times 8 RAM, 32 I/O lines, three 16-bit counter/timers, a six-source, four-priority level nested interrupt structure, a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART, and on-chip oscillator and clock circuits.

In addition, the device is a low power static design which offers a wide range of operating frequencies down to zero. Two software selectable modes of power reduction—idle mode and power-down mode are available. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative. Since the design is static, the clock can be stopped without loss of user data and then the execution resumed from the point the clock was stopped.

SELECTION TABLE

For applications requiring more ROM and RAM, see the 8XC52/54/58/80C32, 8XC51FA/FB/FC/80C51FA, and 8XC51RA+/RB+/RC+/80C51RA+ data sheet.

ROM/EPROM Memory Size (X by 8)	RAM Size (X by 8)	Programmable Timer Counter (PCA)	Hardware Watch Dog Timer			
80C31/8XC51	80C31/8XC51					
0K/4K	128	No	No			
80C32/8XC52/54	80C32/8XC52/54/58					
0K/8K/16K/32K	256	No	No			
80C51FA/8XC51	FA/FB/FC					
0K/8K/16K/32K	256	Yes	No			
80C51RA+/8XC5	51RA+/RB+/RC+	+				
0K/8K/16K/32K	512	Yes	Yes			
8XC51RD+						
64K	1024	Yes	Yes			

FEATURES

- 8051 Central Processing Unit
 - 4k × 8 ROM (80C51)
 - 128 × 8 RAM
 - Three 16-bit counter/timers
 - Boolean processor
 - Full static operation
 - Low voltage (2.7V to 5.5V@ 16MHz) operation
- Memory addressing capability
 - 64k ROM and 64k RAM
- Power control modes:
 - Clock can be stopped and resumed
 - Idle mode
 - Power-down mode
- CMOS and TTL compatible
- TWO speed ranges at V_{CC} = 5V
 - 0 to 16MHz
 - 0 to 33MHz
- Three package styles
- Extended temperature ranges
- Dual Data Pointers
- Security bits:
 - ROM (2 bits)
 - OTP/EPROM (3 bits)
- Encryption array—64 bytes
- 4 level priority interrupt
- 6 interrupt sources
- Four 8-bit I/O ports
- Full-duplex enhanced UART
 - Framing error detection
 - Automatic address recognition
- Programmable clock out
- Asynchronous port reset
- Low EMI (inhibit ALE)
- Wake-up from Power Down by an external interrupt (8XC51)

80C51/87C51/80C31

80C51/87C51 AND 80C31 ORDERING INFORMATION


	MEMORY SIZE 4K×8	ROMIess	TEMPERATURE RANGE °C AND PACKAGE	VOLTAGE RANGE	FREQ. (MHz)	DWG. #
ROM	P80C51SBPN	P80C31SBPN	ISBPN 0 to +70, Plastic Dual In-line Package		0 to 16	SOT129-1
OTP	P87C51SBPN	FOUCSTSBEN	0 to 470, Plastic Dual III-IIIle Package	2.7V to 5.5V	0 10 16	301129-1
ROM	P80C51SBAA	P80C31SBAA	0 to +70, Plastic Leaded Chip Carrier	2.7V to 5.5V	0 to 16	SOT187-2
OTP	P87C51SBAA	POUCSTSBAA	0 to +70, Flastic Leaded Chip Camer	2.7 V 10 5.5 V	0 10 16	301107-2
ROM	P80C51SBBB	P80C31SBBB	0 to +70, Plastic Quad Flat Pack	2.7V to 5.5V	0 to 16	SOT307-2
OTP	P87C51SBBB	POUCSTSBBB	0 to +70, Flastic Quad Flat Fack	2.7 V 10 5.5 V	0 10 16	301307-2
ROM	P80C51SFPN	P80C31SFPN	-40 to +85, Plastic Dual In-line Package	2.7V to 5.5V	0 to 16	SOT129-1
OTP	P87C51SFPN	POUCSTSFFIN	-40 to 465, Flastic Dual III-lille Fackage	2.7 V 10 5.5 V	0 10 16	
ROM	P80C51SFA A	P80C31SFA A	80C31SFA A —40 to +85, Plastic Leaded Chip Carrier		0 to 16	SOT187-2
OTP	P87C51SFA A	P60C31SFA A	-40 to +65, Plastic Leaded Chip Carner	2.7V to 5.5V	0 10 16	301107-2
ROM	P80C51SFBB	P80C31SFBB	–40 to +85, Plastic Quad Flat Pack	2.7V to 5.5V	0 to 16	SOT307-2
OTP	P87C51SFBB	POUCSTSFBB	-40 to +65, Flastic Quad Flat Fack	2.7 V 10 5.5 V		
ROM	P80C51UBAA	DOCC 241 IDAA	P80C31UBAA 0 to +70, Plastic Leaded Chip Carrier		0 to 33	SOT187-2
OTP	P87C51UBAA	POUCSTUBAA	0 to +70, Flastic Leaded Chip Camer	5V	0 10 33	301187-2
ROM	P80C51UBPN	P80C31UBPN	0 to +70, Plastic Dual In-line Package	5V	0 to 33	COT420.4
OTP	P87C51UBPN	PROCETUBEN	0 to +70, Plastic Dual In-line Package	5V	0 10 33	SOT129-1
ROM	P80C51UBBB	P80C31UBBB	0 to +70, Plastic Quad Flat Pack	5V	0 to 33	SOT307-2
OTP	P87C51UBBB	POUCSTUBBB	0 to +70, Flastic Quad Flat Fack	50	0 10 33	301307-2
ROM	P80C51UFAA	P80C31UFA A	-40 to +85, Plastic Leaded Chip Carrier	5V	0 to 33	COT407.0
OTP	P87C51UFAA	POUCSTUPAA	-40 to +65, Plastic Leaded Chip Carner	ον	0 10 33	SOT187-2
ROM	P80C51UFPN	P80C31UFPN	40 to 195 Plastia Dual la lina Pastrasa	E\/	0 to 33	SOT129-1
OTP	P87C51UFPN	FOUCSTUFFIN	–40 to +85, Plastic Dual In-line Package	5V	0 to 33	501129-1
ROM	P80C51UFBB	P80C31UFBB	-40 to +85, Plastic Quad Flat Pack	5V	0 to 33	SOT307-2
OTP	P87C51UFBB	FOUCSTUFEE	-40 to +65, Plastic Quad Flat Pack	οv	0 10 33	301307-2

80C51/87C51 AND 80C31 ORDERING INFORMATION

DEVICE NUMBER (P87C51)	OPERATING FREQUENCY, MAX (S)	TEMPERATURE RANGE (B)	PACKAGE (AA)
P80C51 ROM	S = 16 MHz	B = 0° to +70°C	AA = PLCC
P87C51 OTP	U = 33 MHz	$F = -40^{\circ}C$ to $+85^{\circ}C$	BB = PQFP
P80C31 ROMless			PN = PDIP


3

BLOCK DIAGRAM




80C51/87C51/80C31


LOGIC SYMBOL




PIN CONFIGURATIONS



PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS



5

80C51/87C51/80C31

PIN DESCRIPTIONS

	PIN NUMBER				
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
V _{SS}	20	22	16	1	Ground: 0V reference.
V _{CC}	40	44	38	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	39–32	43–36	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification and received code bytes during EPROM programming. External pull-ups are required during program verification.
P1.0-P1.7	1–8 1 2	2–9 2 3	40–44, 1–3 40 41	I/O I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 also receives the low-order address byte during program memory verification. Alternate functions for Port 1 include: T2 (P1.0): Timer/Counter 2 external count input/clockout (see Programmable Clock-Out). T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction control.
P2.0-P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register. Some Port 2 pins receive the high order address bits during EPROM programming and verification.
P3.0-P3.7	10–17	11, 13–19	5, 7–13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11	5	1	RxD (P3.0): Serial input port
	11	13	7	0	TxD (P3.1): Serial output port
	12	14	8	1	INTO (P3.2): External interrupt
	13	15	9		INT1 (P3.3): External interrupt
	14	16	10	l	T0 (P3.4): Timer 0 external input
	15	17	11		T1 (P3.5): Timer 1 external input
	16 17	18 19	12 13	0	WR (P3.6): External data memory write strobe RD (P3.7): External data memory read strobe
DOT		· ·	1		· · ·
RST	9	10	4	l	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} .
ALE/PROG	30	33	27	0	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the 8XC51/31 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
ĒĀ/V _{PP}	31	35	29	I	External Access Enable/Programming Supply Voltage: \overline{EA} must be externally held low to enable the device to fetch code from external program memory locations 0000H and 0FFFH. If \overline{EA} is held high, the device executes from internal program memory unless the program counter contains an address greater than 0FFFH. This pin also receives the 12.75V programming supply voltage (V _{PP}) during EPROM programming. If security bit 1 is programmed, \overline{EA} will be internally latched on Reset.
XTAL1	19	21	15	ı	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V_{CC} + 0.5V or V_{SS} – 0.5V, respectively.

80C51/87C51/80C31

Table 1. 8XC51/80C31 Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A	ADDRESS	, SYMBO	L, OR ALT	ERNATIV	E PORT	FUNCTIO	N LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	_	-	-	-	-	_	-	AO	xxxxxxx0B
AUXR1#	Auxiliary 1	A2H	_	-	-	LPEP ²	WUPD ³	0	-	DPS	xxx000x0B
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
DPTR: DPH	Data Pointer (2 bytes) Data Pointer High	83H									00H
DPL	Data Pointer Low	82H									00H
			AF	AE	AD	AC	AB	AA	A9	A8	
IE*	Interrupt Enable	A8H	EA		ET2	ES	ET1	EX1	ET0	EX0	0x000000B
			BF	BE	BD	BC	BB	BA	B9	B8	1
IP*	Interrupt Priority	B8H		_	PT2	PS	PT1	PX1	PT0	PX0	xx000000B
	' '		B7	B6	B5	B4	B3	B2	B1	B0	1
IPH#	Interrupt Priority High	B7H		T -	PT2H	PSH	PT1H	PX1H	РТОН	PX0H	xx000000B
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	1
P1*	Port 1	90H	_	_	<u> </u>	-	_	_	T2EX	T2	FFH
			A7	A6	A5	A4	A3	A2	A1	A0	1
P2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
			B7	B6	B5	B4	B3	B2	B1	В0	1
P3*	Port 3	ВОН	RD	WR	T1	T0	INT1	ĪNT0	TxD	RxD	FFH
											1
PCON#1	Power Control	87H	SMOD1	SMOD0	_	POF	GF1	GF0	PD	IDL	00xx0000B
			D7	D6	D5	D4	D3	D2	D1	D0	1
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	_	Р	000000x0B
RACAP2H#	Timer 2 Capture High	СВН									00H
RACAP2L#	Timer 2 Capture Low	CAH									00H
SADDR#	Slave Address	A9H									00H
SADEN#	Slave Address Mask	В9Н									00H
SBUF	Serial Data Buffer	99H									xxxxxxxxB
			9F	9E	9D	9C	9B	9A	99	98	
SCON*	Serial Control	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00H
SP	Stack Pointer	81H									07H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
			CF	CE	CD	CC	СВ	CA	C9	C8	1
T2CON*	Timer 2 Control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00H
T2MOD#	Timer 2 Mode Control	C9H	_	-	_	-	-	-	T2OE	DCEN	xxxxxx00B
TH0	Timer High 0	8CH									00H
TH1	Timer High 1	8DH									00H
TH2#	Timer High 2	CDH									00H
TL0 TL1	Timer Low 0 Timer Low 1	8AH 8BH									00H 00H
TL2#	Timer Low 1	CCH									00H 00H
TMOD	Timer Mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	MO	00H
IMOD	i irner ivloae	89H	GAIL	U/T	IVI1	IMU	GAIL	C/T	IVI1	MU	UUH

SFRs are bit addressable.

[#] SFRs are modified from or added to the 80C51 SFRs.

Reset value depends on reset source.
 LPEP – Low Power EPROM operation (OTP/EPROM only)

^{3.} Not available on 80C31.

80C51/87C51/80C31

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the logic symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles.

Stop Clock Mode

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

Idle Mode

In idle mode (see Table 2), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

To save even more power, a Power Down mode (see Table 2) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values down to 2.0V and care must be taken to return V_{CC} to the minimum specified operating voltages before the Power Down Mode is terminated.

For the 87C51 and 80C51 either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external

interrupt allows both the SFRs and the on-chip RAM to retain their values. WUPD (AUXR1.3–Wakeup from Power Down) enables or disables the wakeup from power down with external interrupt. Where:

WUPD = 0 Disable WUPD = 1 Enable

To properly terminate Power Down the reset or external interrupt should not be executed before V_{CC} is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10ms).

With an external interrupt, INT0 or INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

For the 80C31, wakeup from power down is always enabled.

LPEP

The eprom array contains some analog circuits that are not required when V_{CC} is less than 4V, but are required for a V_{CC} greater than 4V. The LPEP bit (AUXR.4), when set, will powerdown these analog circuits resulting in a reduced supply current. This bit should be set ONLY for applications that operate at a V_{CC} less tan 4V.

Design Consideration

• When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

ONCE™ Mode

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems without the device having to be removed from the circuit. The ONCE Mode is invoked by:

- 1. Pull ALE low while the device is in reset and PSEN is high;
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 8XC51/31 is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

Table 2. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

80C51/87C51/80C31

Programmable Clock-Out

A 50% duty cycle clock can be programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

- 1. to input the external clock for Timer/Counter 2, or
- to output a 50% duty cycle clock ranging from 61Hz to 4MHz at a 16MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

Where:

(RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

TIMER 2 OPERATION

Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate as either an event timer or an event counter, as selected by $C/\overline{T}2^*$ in the special function register T2CON (see Figure 1). Timer 2 has three operating modes:Capture, Auto-reload (up or down counting) ,and Baud Rate Generator, which are selected by bits in the T2CON as shown in Table 3.

Capture Mode

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0, then timer 2 is a 16-bit timer or counter (as selected by C/T2* in T2CON) which, upon overflowing sets bit TF2, the timer 2 overflow bit. This bit can be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IE register). If EXEN2= 1, Timer 2 operates as described above, but with the added feature that a 1- to -0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and

TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 like TF2 can generate an interrupt (which vectors to the same location as Timer 2 overflow interrupt. The Timer 2 interrupt service routine can interrogate TF2 and EXF2 to determine which event caused the interrupt). The capture mode is illustrated in Figure 2 (There is no reload value for TL2 and TH2 in this mode. Even when a capture event occurs from T2EX, the counter keeps on counting T2EX pin transitions or osc/12 pulses.).

Auto-Reload Mode (Up or Down Counter)

In the 16-bit auto-reload mode, Timer 2 can be configured (as either a timer or counter (C/T2* in T2CON)) then programmed to count up or down. The counting direction is determined by bit DCEN(Down Counter Enable) which is located in the T2MOD register (see Figure 3). When reset is applied the DCEN=0 which means Timer 2 will default to counting up. If DCEN bit is set, Timer 2 can count up or down depending on the value of the T2EX pin.

Figure 4 shows Timer 2 which will count up automatically since DCEN=0. In this mode there are two options selected by bit EXEN2 in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H. The values in RCAP2L and RCAP2H are preset by software means.

If EXEN2=1, then a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 are 1.

In Figure 5 DCEN=1 which enables Timer 2 to count up or down. This mode allows pin T2EX to control the direction of count. When a logic 1 is applied at pin T2EX Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt, if the interrupt is enabled. This timer overflow also causes the 16-bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2.

When a logic 0 is applied at pin T2EX this causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. Timer 2 underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed. The EXF2 flag does not generate an interrupt in this mode of operation.

Table 3. Timer 2 Operating Modes

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	Х	1	Baud rate generator
X	X	0	(off)




Figure 1. Timer/Counter 2 (T2CON) Control Register




Figure 2. Timer 2 in Capture Mode

80C51/87C51/80C31




Figure 3. Timer 2 Mode (T2MOD) Control Register




Figure 4. Timer 2 in Auto-Reload Mode (DCEN = 0)

80C51/87C51/80C31




Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)




Figure 6. Timer 2 in Baud Rate Generator Mode

12

2000 Jan 20

Downloaded from Elcodis.com electronic components distributor

80C51/87C51/80C31

Baud Rate Generator Mode

Bits TCLK and/or RCLK in T2CON (Table 3) allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK= 0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 6 shows the Timer 2 in baud rate generation mode. The baud rate generation mode is like the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

Modes 1 and 3 Baud Rates =
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

The timer can be configured for either "timer" or "counter" operation. In many applications, it is configured for "timer" operation (C/T2*=0). Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e., 1/12 the oscillator frequency). As a baud rate generator, it increments every state time (i.e., 1/2 the oscillator frequency). Thus the baud rate formula is as follows:

Modes 1 and 3 Baud Rates =

$$\frac{\text{Oscillator Frequency}}{[32 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]]}$$

Where: (RCAP2H, RCAP2L)= The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode shown in Figure 6, is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented every state time (osc/2) or asynchronously from pin T2;

under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Table 4 shows commonly used baud rates and how they can be obtained from Timer 2.

Table 4. Timer 2 Generated Commonly Used Baud Rates

Baud Rate	Oce From	Time	er 2
Baud Rate	Osc Freq	RCAP2H	RCAP2L
375K	12MHz	FF	FF
9.6K	12MHz	FF	D9
2.8K	12MHz	FF	B2
2.4K	12MHz	FF	64
1.2K	12MHz	FE	C8
300	12MHz	FB	1E
110	12MHz	F2	AF
300	6MHz	FD	8F
110	6MHz	F9	57

Summary Of Baud Rate Equations

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2(P1.0) the baud rate is:

Baud Rate =
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

If Timer 2 is being clocked internally, the baud rate is:

Baud Rate =
$$\frac{f_{OSC}}{[32 \times [65536 - (RCAP2H, RCAP2L)]]}$$

Where fosc= Oscillator Frequency

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

RCAP2H, RCAP2L =
$$65536 - \left(\frac{f_{OSC}}{32 \times Baud \ Rate}\right)$$

Timer/Counter 2 Set-up

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on. See Table 5 for set-up of Timer 2 as a timer. Also see Table 6 for set-up of Timer 2 as a counter.

80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33 MHz)

80C51/87C51/80C31

Table 5. Timer 2 as a Timer

MODE	T2CON		
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)	
16-bit Auto-Reload	00H	08H	
16-bit Capture	01H	09H	
Baud rate generator receive and transmit same baud rate	34H	36H	
Receive only	24H	26H	
Transmit only	14H	16H	

Table 6. Timer 2 as a Counter

MODE	TMOD		
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)	
16-bit	02H	0AH	
Auto-Reload	03H	0BH	

NOTES:

- 1. Capture/reload occurs only on timer/counter overflow.
- 2. Capture/reload occurs on timer/counter overflow and a 1-to-0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generator mode.

Enhanced UART

The UART operates in all of the usual modes that are described in the first section of *Data Handbook IC20, 80C51-Based 8-Bit Microcontrollers*. In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The 8XC51/31 UART also fully supports multiprocessor communication.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 7). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 8.

Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 9.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address.

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the

SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1101</u>
	Given	=	1100 00X0
Slave 1	SADDR	=	1100 0000
	SADEN	=	<u>1111 1110</u>
	Given	=	1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	<u>1111 1001</u>
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	<u>1111 1010</u>
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	<u>1111 1100</u>
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0=0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1=0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2=0 and its unique address is 1110 0011. To select Slaves 0

80C51/87C51/80C31

and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are trended as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.

	_	CON Addr	ess = 98H							Reset Value = 0000 0000B
	Bit Add	dressable							1	
		SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	
	Bit:	7	6	5	4	3	2	1	0	_
	(SMOD0 = 0	/1)*							
Symbol	Func	tion								
FE										t is not cleared by valid
2140		s but should		,			ust be set to	enable ac	cess to the	e FE bit.
SM0		Port Mode	, ,	OD0 must :	= 0 to acce	ss bit SMO)				
SM1	Serial SM0	I Port Mode SM1	Bit 1 Mode	Descr	iption	Baud Rate	**			
	0	0	0	shift re	egister	f _{OSC} /12				
	0	1	1	8-bit U		variable				
	1	0	2	9-bit U		f _{OSC} /64 or	f _{OSC} /32			
	1	1	3	9-bit U	JART	variable				
SM2	recei\ In Mo	ed 9th data	bit (RB8) 2 = 1 then f	is 1, indicat	ting an add e activated	ress, and th I unless a va	e received	byte is a G	iven or Bro	ot be set unless the badcast Address. e received byte is a
REN	Enab	les serial red	ception. Se	t by softwa	are to enab	le reception	. Clear by s	oftware to	disable red	eption.
ГВ8	The 9	th data bit tl	hat will be	transmitted	l in Modes	2 and 3. Se	t or clear by	software a	s desired.	
RB8		des 2 and 3 de 0, RB8 is			was receiv	ed. In Mode	e 1, if SM2 =	0, RB8 is	the stop bi	t that was received.
ГΙ		mit interrupt modes, in a						1ode 0, or a	at the begi	nning of the stop bit in the
રા		ive interrupt ther modes,								ough the stop bit time in
E: OD0 is locate	ed at PCON	6.								
sc = oscillato	r frequency									SU0004

Figure 7. SCON: Serial Port Control Register




Figure 8. UART Framing Error Detection




Figure 9. UART Multiprocessor Communication, Automatic Address Recognition

2000 Jan 20 16

Downloaded from Elcodis.com electronic components distributor

80C51/87C51/80C31

Interrupt Priority Structure

The 8XC51 and 80C31 only have a 6-source four-level interrupt structure. They are the IE, IP and IPH. (See Figures 10, 11, and 12.) The IPH (Interrupt Priority High) register that makes the four-level interrupt structure possible. The IPH is located at SFR address B7H. The structure of the IPH register and a description of its bits is shown in Figure 12.

The function of the IPH SFR is simple and when combined with the IP SFR determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

PRIORI	TY BITS	INTERRUPT PRIORITY LEVEL
IPH.x	IP.x	INTERROPT PRIORITT LEVEL
0	0	Level 0 (lowest priority)
0	1	Level 1
1	0	Level 2
1	1	Level 3 (highest priority)

An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

Table 7. Interrupt Table

SOURCE	POLLING PRIORITY	REQUEST BITS	HARDWARE CLEAR?	VECTOR ADDRESS
X0	1	IE0	N (L) ¹ Y (T) ²	03H
T0	2	TP0	Υ	0BH
X1	3	IE1	N (L) Y (T)	13H
T1	4	TF1	Υ	1BH
SP	5	RI, TI	N	23H
T2	6	TF2, EXF2	N	2BH

NOTES:

- 1. L = Level activated
- 2. T = Transition activated

		7	6	5	4	3	2	1	0
	IE (0A8H)	EA	_	ET2	ES	ET1	EX1	ET0	EX0
			Bit = 1 ena Bit = 0 dis		nterrupt.				
BIT	SYMBOL	FUNC	TION						
IE.7	EA					rupts are earing its e			each inte
IE.6	_		plemente						
IE.5	ET2	Timer	2 interrup	enable b	it.				
IE.4	ES	Serial	Port interr	upt enabl	e bit.				
IE.3	ET1	Timer	1 interrup	enable b	it.				
IE.2	EX1	Extern	al interrup	t 1 enable	e bit.				
IE.1	ET0	Timer	0 interrup	enable b	it.				
IE.0	EX0	Extern	al interrup	t 0 enable	e bit.				

Figure 10. IE Registers

80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33 MHz)

80C51/87C51/80C31




Figure 11. IP Registers




Figure 12. IPH Registers

80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33 MHz)


80C51/87C51/80C31

Reduced EMI Mode

The AO bit (AUXR.0) in the AUXR register when set disables the ALE output.

Reduced EMI Mode

AUXR (8EH)



Dual DPTR

The dual DPTR structure (see Figure 13) enables a way to specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 that allows the program code to switch between them.

New Register Name: AUXR1#

SFR Address: A2H

Reset Value: xxx000x0B

AUXR1 (A2H)

7	6	5	4	3	2	1	0
_	-	-	LPEP	WUPD	0	-	DPS

Where:

 $\label{eq:decomposition} \text{DPS} = \text{AUXR1/bit0} = \text{Switches between DPTR0} \text{ and DPTR1}.$

Select Reg	DPS
DPTR0	0
DPTR1	1

The DPS bit status should be saved by software when switching between DPTR0 and DPTR1.

Note that bit 2 is not writable and is always read as a zero. This allows the DPS bit to be quickly toggled simply by executing an INC DPTR insstruction without affecting the WOPD or LPEP bits.




Figure 13.

DPTR Instructions

The instructions that refer to DPTR refer to the data pointer that is currently selected using the AUXR1/bit 0 register. The six instructions that use the DPTR are as follows:

INC DPTR	Increments the data pointer by 1
MOV DPTR, #data16	Loads the DPTR with a 16-bit constant
MOV A, @ A+DPTR	Move code byte relative to DPTR to ACC
MOVX A, @ DPTR	Move external RAM (16-bit address) to ACC
MOVX @ DPTR , A	Move ACC to external RAM (16-bit address)
JMP @ A + DPTR	Jump indirect relative to DPTR

The data pointer can be accessed on a byte-by-byte basis by specifying the low or high byte in an instruction which accesses the SFRs. See application note AN458 for more details.

80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, low voltage (2.7V-5.5V), low power, high speed (33 MHz)

80C51/87C51/80C31

ABSOLUTE MAXIMUM RATINGS1, 2, 3

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 or -40 to +85	°C
Storage temperature range	-65 to +150	°C
Voltage on EA/V _{PP} pin to V _{SS}	0 to +13.0	V
Voltage on any other pin to V _{SS}	-0.5 to +6.5	V
Maximum I _{OL} per I/O pin	15	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W

NOTES:

- 1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.
 Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C

			CLOCK FR RANG		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	UNIT
1/t _{CLCL}	29	Oscillator frequency Speed versions : S (16MHz) U (33MHz)	0		MHz MHz

80C51/87C51/80C31

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to +70°C or -40°C to +85°C, $V_{CC} = 2.7V$ to 5.5V, $V_{SS} = 0V$ (16MHz devices)

SYMBOL	DADAMETER	TEST				
	PARAMETER	CONDITIONS	MIN	TYP ¹	MAX	UNIT
M	land law select	4.0V < V _{CC} < 5.5V	-0.5		0.2V _{CC} -0.1	V
V_{IL}	Input low voltage	2.7V <v<sub>CC< 4.0V</v<sub>	-0.5		0.7	V
V _{IH}	Input high voltage (ports 0, 1, 2, 3, EA)		0.2V _{CC} +0.9		V _{CC} +0.5	V
V _{IH1}	Input high voltage, XTAL1, RST		0.7V _{CC}		V _{CC} +0.5	V
V _{OL}	Output low voltage, ports 1, 2, 8	$V_{CC} = 2.7V$ $I_{OL} = 1.6 \text{mA}^2$			0.4	V
V _{OL1}	Output low voltage, port 0, ALE, PSEN8, 7	$V_{CC} = 2.7V$ $I_{OL} = 3.2 \text{mA}^2$			0.4	V
.,	Output high valence monte 4, 0, 2,3	V _{CC} = 2.7V I _{OH} = -20μA	V _{CC} - 0.7			V
V _{OH}	Output high voltage, ports 1, 2, 3 ³	V _{CC} = 4.5V I _{OH} = -30μA	V _{CC} - 0.7			V
V _{OH1}	Output high voltage (port 0 in external bus mode), ALE ⁹ , PSEN ³	$V_{CC} = 2.7V$ $I_{OH} = -3.2$ mA	V _{CC} - 0.7			V
I _{IL}	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.4V	-1		-50	μΑ
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3 ⁶	V _{IN} = 2.0V See note 4			-650	μΑ
ILI	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$			±10	μΑ
Icc	Power supply current (see Figure 21): Active mode @ 16MHz Idle mode @ 16MHz Power-down mode or clock stopped (see Figure 25 for conditions)	See note 5 $T_{amb} = 0^{\circ}C \text{ to } 70^{\circ}C$ $T_{amb} = -40^{\circ}C \text{ to } +85^{\circ}C$		3	50 75	μΑ μΑ μΑ μΑ
R _{RST}	Internal reset pull-down resistor		40		225	kΩ
C _{IO}	Pin capacitance ¹⁰ (except EA)				15	pF

NOTES:

- 1. Typical ratings are not guaranteed. The values listed are at room temperature, 5V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IoL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
- 3. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and \overline{PSEN} to momentarily fall below the V_{CC} -0.7 specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.
- See Figures 22 through 25 for I_{CC} test conditions.

 $I_{CC} = 0.9 \times FREQ. + 1.1mA$

- Idle mode: $I_{CC} = 0.18 \times FREQ. +1.01mA$; See Figure 21. 6. This value applies to $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$. For $T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$, $I_{TL} = -750\mu A$.
- Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
- 8. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

 Maximum I_{OL} per port pin:

 15mA (*NOTE: This is 85°C specification.)

Maximum I_{OL} per 8-bit port: 26mA

Maximum total I_{OL} for all outputs: 71mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- 9. ALE is tested to V_{OH1}, except when ALE is off then V_{OH} is the voltage specification.
- 10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25pF. Pin capacitance of ceramic package is less than 15pF (except EA is 25pF).

80C51/87C51/80C31

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C, 33MHz devices; 5V ±10%; $V_{SS} = 0$ V

SYMBOL	DADAMETER	TEST					
	PARAMETER	CONDITIONS	MIN	TYP ¹	MAX	UNIT	
V _{IL}	Input low voltage	4.5V < V _{CC} < 5.5V	-0.5		0.2V _{CC} -0.1	V	
V _{IH}	Input high voltage (ports 0, 1, 2, 3, EA)		0.2V _{CC} +0.9		V _{CC} +0.5	V	
V _{IH1}	Input high voltage, XTAL1, RST		0.7V _{CC}		V _{CC} +0.5	V	
V _{OL}	Output low voltage, ports 1, 2, 3 8	$V_{CC} = 4.5V$ $I_{OL} = 1.6 \text{mA}^2$			0.4	V	
V _{OL1}	Output low voltage, port 0, ALE, PSEN 7, 8	$V_{CC} = 4.5V$ $I_{OL} = 3.2 \text{mA}^2$			0.4	V	
V _{OH}	Output high voltage, ports 1, 2, 3 ³	V _{CC} = 4.5V I _{OH} = -30μA	V _{CC} - 0.7			V	
V _{OH1}	Output high voltage (port 0 in external bus mode), ALE ⁹ , PSEN ³	$V_{CC} = 4.5V$ $I_{OH} = -3.2$ mA	V _{CC} - 0.7			V	
I _{IL}	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.4V	-1		-50	μΑ	
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3 ⁶	V _{IN} = 2.0V See note 4			-650	μΑ	
ILI	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$			±10	μΑ	
Icc	Power supply current (see Figure 21): Active mode (see Note 5) Idle mode (see Note 5)	See note 5					
	Power-down mode or clock stopped (see Figure 25 for conditions)	$T_{amb} = 0$ °C to 70 °C $T_{amb} = -40$ °C to $+85$ °C		3	50 75	μA μA	
R _{RST}	Internal reset pull-down resistor		40		225	kΩ	
C _{IO}	Pin capacitance ¹⁰ (except EA)				15	pF	

NOTES:

- 1. Typical ratings are not guaranteed. The values listed are at room temperature, 5V.
- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the VOLs of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. I_{OL} can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
- 3. Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the V_{CC} -0.7 specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V_{IN} is approximately 2V.
- 5. See Figures 22 through 25 for I_{CC} test conditions.

- Active mode: I_{CC(MAX)} = 0.9 × FREQ. +1.1mA Idle mode: I_{CC(MAX)} = 0.18 × FREQ. +1.0mA; See Figure 21.

 6. This value applies to T_{amb} = 0°C to +70°C. For T_{amb} = -40°C to +85°C, I_{TL} = -750μA.

 7. Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
- Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} per port pin: 15mA (*NOTE: This is 85°C specification.)

Maximum I_{OL} per 8-bit port: 26mA

Maximum total I_{OL} for all outputs: 71mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- ALE is tested to V_{OH1}, except when ALE is off then V_{OH} is the voltage specification.
- 10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25pF. Pin capacitance of ceramic package is less than 15pF (except EA is 25pF).

80C51/87C51/80C31

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C, $V_{CC} = +2.7$ V to +5.5V, $V_{SS} = 0$ V^{1, 2, 3}

			16MHz	CLOCK	VARIABL		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	14	Oscillator frequency ⁵ Speed versions :S			3.5	16	MHz
t _{LHLL}	14	ALE pulse width	85		2t _{CLCL} -40		ns
t _{AVLL}	14	Address valid to ALE low	22		t _{CLCL} -40		ns
t _{LLAX}	14	Address hold after ALE low	32		t _{CLCL} -30		ns
t _{LLIV}	14	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t _{LLPL}	14	ALE low to PSEN low	32		t _{CLCL} -30		ns
t _{PLPH}	14	PSEN pulse width	142		3t _{CLCL} -45		ns
t _{PLIV}	14	PSEN low to valid instruction in		82		3t _{CLCL} -105	ns
t _{PXIX}	14	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	14	Input instruction float after PSEN		37		t _{CLCL} -25	ns
t _{AVIV} ⁴	14	Address to valid instruction in		207		5t _{CLCL} -105	ns
t _{PLAZ}	14	PSEN low to address float		10		10	ns
Data Memo	ory					•	
t _{RLRH}	15, 16	RD pulse width	275		6t _{CLCL} -100		ns
t _{WLWH}	15, 16	WR pulse width	275		6t _{CLCL} -100		ns
t _{RLDV}	15, 16	RD low to valid data in		147		5t _{CLCL} -165	ns
t _{RHDX}	15, 16	Data hold after RD	0		0		ns
t _{RHDZ}	15, 16	Data float after RD		65		2t _{CLCL} -60	ns
t _{LLDV}	15, 16	ALE low to valid data in		350		8t _{CLCL} -150	ns
t _{AVDV}	15, 16	Address to valid data in		397		9t _{CLCL} -165	ns
t _{LLWL}	15, 16	ALE low to RD or WR low	137	239	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	15, 16	Address valid to WR low or RD low	122		4t _{CLCL} -130		ns
t _{QVWX}	15, 16	Data valid to WR transition	13		t _{CLCL} -50		ns
t _{WHQX}	15, 16	Data hold after WR	13		t _{CLCL} -50		ns
t _{QVWH}	16	Data valid to WR high	287		7t _{CLCL} -150		ns
t _{RLAZ}	15, 16	RD low to address float		0		0	ns
t _{WHLH}	15, 16	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
External C	lock						
t _{CHCX}	18	High time	20		20	t _{CLCL} -t _{CLCX}	ns
t _{CLCX}	18	Low time	20		20	t _{CLCL} -t _{CHCX}	ns
tclch	18	Rise time		20		20	ns
t _{CHCL}	18	Fall time		20		20	ns
Shift Regis	ster		<u> </u>			-	
t _{XLXL}	17	Serial port clock cycle time	750		12t _{CLCL}		ns
t _{QVXH}	17	Output data setup to clock rising edge	492		10t _{CLCL} -133		ns
t _{XHQX}	17	Output data hold after clock rising edge	8		2t _{CLCL} -117		ns
t _{XHDX}	17	Input data hold after clock rising edge	0		0		ns
t _{XHDV}	17	Clock rising edge to input data valid	$\overline{}$	492		10t _{CLCL} -133	ns

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 Interfacing the 8XC51 and 80C31 to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.
- 4. See application note AN457 for external memory interface.
- 5. Parts are guaranteed to operate down to 0Hz.

80C51/87C51/80C31

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V^{1, 2, 3}$

				E CLOCK ⁴				
				to f _{max}		CLOCK	1	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT	
t _{LHLL}	14	ALE pulse width	2t _{CLCL} -40		21		ns	
t _{AVLL}	14	Address valid to ALE low	t _{CLCL} -25		5		ns	
t_{LLAX}	14	Address hold after ALE low	t _{CLCL} -25				ns	
t_{LLIV}	14	ALE low to valid instruction in		4t _{CLCL} -65		55	ns	
t_{LLPL}	14	ALE low to PSEN low	t _{CLCL} -25		5		ns	
t _{PLPH}	14	PSEN pulse width	3t _{CLCL} -45		45		ns	
t _{PLIV}	14	PSEN low to valid instruction in		3t _{CLCL} -60		30	ns	
t _{PXIX}	14	Input instruction hold after PSEN	0		0		ns	
t _{PXIZ}	14	Input instruction float after PSEN		t _{CLCL} -25		5	ns	
t _{AVIV}	14	Address to valid instruction in		5t _{CLCL} -80		70	ns	
t _{PLAZ}	14	PSEN low to address float		10		10	ns	
Data Memor	y	•	•		•			
t _{RLRH}	15, 16	RD pulse width	6t _{CLCL} -100		82		ns	
t _{WLWH}	15, 16	WR pulse width	6t _{CLCL} -100		82		ns	
t _{RLDV}	15, 16	RD low to valid data in		5t _{CLCL} -90		60	ns	
t _{RHDX}	15, 16	Data hold after RD	0		0		ns	
t _{RHDZ}	15, 16	Data float after RD		2t _{CLCL} -28		32	ns	
t _{LLDV}	15, 16	ALE low to valid data in		8t _{CLCL} -150		90	ns	
t _{AVDV}	15, 16	Address to valid data in		9t _{CLCL} -165	İ	105	ns	
t _{LLWL}	15, 16	ALE low to RD or WR low	3t _{CLCL} -50	3t _{CLCL} +50	40	140	ns	
t _{AVWL}	15, 16	Address valid to WR low or RD low	4t _{CLCL} -75		45		ns	
t _{QVWX}	15, 16	Data valid to WR transition	t _{CLCL} -30		0		ns	
t _{WHQX}	15, 16	Data hold after WR	t _{CLCL} -25		5		ns	
t _{QVWH}	16	Data valid to WR high	7t _{CLCL} -130		80		ns	
t _{RLAZ}	15, 16	RD low to address float		0		0	ns	
t _{WHLH}	15, 16	RD or WR high to ALE high	t _{CLCL} -25	t _{CLCL} +25	5	55	ns	
External Clo	ock	•	,					
t _{CHCX}	18	High time	0.38t _{CLCL}	t _{CLCL} -t _{CLCX}			ns	
t _{CLCX}	18	Low time	0.38t _{CLCL}	t _{CLCL} -t _{CHCX}			ns	
t _{CLCH}	18	Rise time		5			ns	
t _{CHCL}	18	Fall time		5			ns	
Shift Regist		•						
t _{XLXL}	17	Serial port clock cycle time	12t _{CLCL}	Ī	360		ns	
t _{QVXH}	17	Output data setup to clock rising edge	10t _{CLCL} -133		167		ns	
t _{XHQX}	17	Output data hold after clock rising edge	2t _{CLCL} -80				ns	
t _{XHDX}	17	Input data hold after clock rising edge	0		0		ns	
t _{XHDV}	17	Clock rising edge to input data valid	1	10t _{CLCL} -133		167	ns	

NOTES:

- 1. Parameters are valid over operating temperature range unless otherwise specified.
- 2. Load capacitance for port 0, ALE, and $\overline{PSEN} = 100pF$, load capacitance for all other outputs = 80pF.
- 3. Interfacing the 8XC51 and 80C31 to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0 drivers.
- 4. Variable clock is specified for oscillator frequencies greater than 16MHz to 33MHz. For frequencies equal or less than 16MHz, see 16MHz "AC Electrical Characteristics", page 23.
- 5. Parts are guaranteed to operate down to 0Hz.

80C51/87C51/80C31

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address

C - Clock

D - Input data

H - Logic level high

I – Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data

 $R - \overline{RD}$ signal

t - Time

V - Valid

W- WR signal

X - No longer a valid logic level

Z - Float

Examples: t_{AVLL} = Time for address valid to ALE low.

 t_{LLPL} =Time for ALE low to \overline{PSEN} low.




Figure 14. External Program Memory Read Cycle




Figure 15. External Data Memory Read Cycle




Figure 16. External Data Memory Write Cycle




Figure 17. Shift Register Mode Timing




Figure 18. External Clock Drive

80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33 MHz)

80C51/87C51/80C31




Figure 19. AC Testing Input/Output





Figure 20. Float Waveform



 $\label{eq:continuous} \mbox{Figure 21. I}_{\mbox{CC}} \mbox{ vs. FREQ} \\ \mbox{Valid only within frequency specifications of the device under test}$

2000 Jan 20 27

Downloaded from Elcodis.com electronic components distributor

80C51/87C51/80C31




Figure 22. I_{CC} Test Condition, Active Mode All other pins are disconnected




Figure 23. I_{CC} Test Condition, Idle Mode All other pins are disconnected




Figure 24. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes $t_{CLCH} = t_{CHCL} = 5$ ns




Figure 25. I_{CC} Test Condition, Power Down Mode All other pins are disconnected. V_{CC} = 2V to 5.5V

80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33 MHz)

80C51/87C51/80C31

EPROM CHARACTERISTICS

All these devices can be programmed by using a modified Improved Quick-Pulse Programming algorithm. It differs from older methods in the value used for V_{PP} (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The family contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as being manufactured by Philips.

Table 8 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the security bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 26 and 27. Figure 28 shows the circuit configuration for normal program memory verification.

Quick-Pulse Programming

The setup for microcontroller quick-pulse programming is shown in Figure 26. Note that the device is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 26. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 8 are held at the 'Program Code Data' levels indicated in Table 8. The ALE/PROG is pulsed low 5 times as shown in Figure 27.

To program the encryption table, repeat the 5 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the security bits, repeat the 5 pulse programming sequence using the 'Pgm Security Bit' levels. After one security bit is programmed, further programming of the code memory and encryption table is disabled. However, the other security bits can still be programmed.

Note that the $\overline{\text{EA}}/\text{V}_{PP}$ pin must not be allowed to go above the maximum specified V_{PP} level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V_{PP} source should be well regulated and free of glitches and overshoot.

Program Verification

If security bits 2 and 3 have not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 28. The other pins are held at the 'Verify Code Data' levels indicated in Table 8. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the 64 byte encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by Philips

(031H) = 92H indicates 87C51

Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 8, and which satisfies the timing specifications, is suitable.

Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000 μ W/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in an all 1s state.

Security Bits

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 9) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the internal memory, EA is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled. When all three security bits are programmed, all of the conditions above apply and all external program memory execution is disabled.

Encryption Array

64 bytes of encryption array are initially unprogrammed (all 1s).

[™]Trademark phrase of Intel Corporation.

80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33 MHz)

80C51/87C51/80C31

Table 8. EPROM Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/V _{PP}	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V _{PP}	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V _{PP}	1	0	1	0
Pgm security bit 1	1	0	0*	V_{PP}	1	1	1	1
Pgm security bit 2	1	0	0*	V_{PP}	1	1	0	0
Pgm security bit 3	1	0	0*	V_{PP}	0	1	0	1

NOTES:

- 1. '0' = Valid low for that pin, '1' = valid high for that pin.
- 2. $V_{PP} = 12.75V \pm 0.25V$.
- 3. $V_{CC} = 5V \pm 10\%$ during programming and verification.

Table 9. Program Security Bits for EPROM Devices

PRO	OGRAM L	оск вітя	31, 2								
	SB1	SB2	SB3	PROTECTION DESCRIPTION							
1	U	U	U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)							
2	Р	J	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, \overline{EA} is sampled and latched on Reset, and further programming of the EPROM is disabled.							
3	Р	Р	U	Same as 2, also verify is disabled.							
4	4 P P P			Same as 3, external execution is disabled. Internal data RAM is not accessible.							

NOTES:

- 1. $P-programmed.\ U-unprogrammed.$
- 2. Any other combination of the security bits is not defined.

^{*} ALE/PROG receives 5 programming pulses for code data (also for user array; 5 pulses for encryption or security bits) while V_{PP} is held at 12.75V. Each programming pulse is low for 100µs (±10µs) and high for a minimum of 10µs.

80C51/87C51/80C31




Figure 26. Programming Configuration




Figure 27. PROG Waveform




Figure 28. Program Verification


EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 $T_{amb} = 21^{\circ}C$ to $+27^{\circ}C$, $V_{CC} = 5V\pm10\%$, $V_{SS} = 0V$ (See Figure 29)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V _{PP}	Programming supply voltage	12.5	13.0	V
I _{PP}	Programming supply current		50 ¹	mA
1/t _{CLCL}	Oscillator frequency	4	6	MHz
t _{AVGL}	Address setup to PROG low	48t _{CLCL}		
t _{GHAX}	Address hold after PROG	48t _{CLCL}		
t _{DVGL}	Data setup to PROG low	48t _{CLCL}		
t _{GHDX}	Data hold after PROG	48t _{CLCL}		
t _{EHSH}	P2.7 (ENABLE) high to V _{PP}	48t _{CLCL}		
t _{SHGL}	V _{PP} setup to PROG low	10		μs
t _{GHSL}	V _{PP} hold after PROG	10		μs
t _{GLGH}	PROG width	90	110	μs
t _{AVQV}	Address to data valid		48t _{CLCL}	
t _{ELQZ}	ENABLE low to data valid		48t _{CLCL}	
t _{EHQZ}	Data float after ENABLE	0	48t _{CLCL}	
t _{GHGL}	PROG high to PROG low	10		μs

NOTE:

1. Not tested.



NOTES:

- FOR PROGRAMMING CONFIGURATION SEE FIGURE 26. FOR VERIFICATION CONDITIONS SEE FIGURE 28.
- ** SEE TABLE 8.

Figure 29. EPROM Programming and Verification

80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33 MHz)

80C51/87C51/80C31

MASK ROM DEVICES

Security Bits

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 10) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes

from the internal memory, $\overline{\text{EA}}$ is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled.

Encryption Array

64 bytes of encryption array are initially unprogrammed (all 1s).

Table 10. Program Security Bits

PROGRA	AM LOCK	BITS ^{1, 2}	
	SB1	SB2	PROTECTION DESCRIPTION
1	U		No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Р	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, \overline{EA} is sampled and latched on Reset, and further programming of the EPROM is disabled.

NOTES:

- 1. P programmed. U unprogrammed.
- 2. Any other combination of the security bits is not defined.

ROM CODE SUBMISSION

When submitting ROM code for the 80C51, the following must be specified:

- 1. 4k byte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 0FFFH	DATA	7:0	User ROM Data
1000H to 103FH	KEY	7:0	ROM Encryption Key
1040H	SEC	0	ROM Security Bit 1
1040H	SEC	1	ROM Security Bit 2

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

- 1. External MOVC is disabled, and
- 2. EA is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

NOTE: Security Bit 2 cannot be enabled unless Security Bit 1 is enabled.

If the ROM Code file does not include the options, the following information must be included with the ROM code.


For each of the following, check the appropriate box, and send to Philips along with the code:

Security Bit #1:	☐ Enabled	☐ Disabl	ed
Security Bit #2:	☐ Enabled	☐ Disabl	ed
Encryption:	□ No	□ Yes	If Yes, must send key file

80C51/87C51/80C31

DIP40: plastic dual in-line package; 40 leads (600 mil)

SOT129-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.7	0.51	4.0	1.70 1.14	0.53 0.38	0.36 0.23	52.50 51.50	14.1 13.7	2.54	15.24	3.60 3.05	15.80 15.24	17.42 15.90	0.254	2.25
inches	0.19	0.020	0.16	0.067 0.045	0.021 0.015	0.014 0.009	2.067 2.028	0.56 0.54	0.10	0.60	0.14 0.12	0.62 0.60	0.69 0.63	0.01	0.089

Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT129-1	051G08	MO-015AJ			92-11-17 95-01-14

80C51/87C51/80C31

PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	А	A ₁ min.	A ₃	A ₄ max.	bp	b ₁	D ⁽¹⁾	E ⁽¹⁾	е	e _D	еE	H _D	HE	k	k ₁ max.	Lp	v	w	у	Z _D ⁽¹⁾ max.	Z _E ⁽¹⁾ max.	β
mm	4.57 4.19	0.51	0.25	3.05	0.53 0.33	0.81 0.66	16.66 16.51	16.66 16.51	1.27	ı	16.00 14.99		1		0.51	1.44 1.02	0.18	0.18	0.10	2.16	2.16	45 ⁰
inches	0.180 0.165	0.020	0.01	0.12			0.656 0.650			ı	0.630 0.590		1			0.057 0.040	0.007	0.007	0.004	0.085	0.085	40

Note


1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT187-2	112E10	MO-047AC				95-02-25 97-12-16

80C51/87C51/80C31

QFP44: plastic quad flat package; 44 leads (lead length 1.3 mm); body 10 x 10 x 1.75 mm

SOT307-2



u	NIT	A max.	Α1	A ₂	A ₃	Ьp	С	D ⁽¹⁾	E ⁽¹⁾	е	H _D	HE	L	Lp	v	w	у	Z _D ⁽¹⁾	Z _E ⁽¹⁾	θ
	mm	2.10	0.25 0.05	1.85 1.65	0.25	0.40 0.20	0.25 0.14	10.1 9.9	10.1 9.9	0.8	12.9 12.3	12.9 12.3	1.3	0.95 0.55	0.15	0.15	0.1	1.2 0.8	1.2 0.8	10° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFEF	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT307-2					95-02-04 97-08-01

80C51 8-bit microcontroller family 4K/128 OTP/ROM/ROMless, low voltage (2.7V–5.5V), low power, high speed (33 MHz)

80C51/87C51/80C31

NOTES

80C51/87C51/80C31

Data sheet status

Data sheet status	Product status	Definition [1]	
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.	
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.	
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible produc	

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

Date of release: 01-00

Document order number: 9397 750 06795

Let's make things better.

Philips Semiconductors



