
Publication D/429A/1 January 1995 Provisional Information

### **Features**

- Band III and General Purpose Trunked Radio Applications
- Full-Duplex 1200 and 2400 Baud Operation
- High Intelligence
- Error Check Word Generation and Checking

- Frame SYNC and SYNT Detection
- Preamble Generation
- µProcessor Compatible Interface
- Low Power Consumption
- General Purpose Timer



**FX429A** 

# **Brief Description**

The FX429A is a single-chip CMOS 1200 and 2400 baud FFSK modem, designed primarily for use in trunked radio systems but may also be employed in other general purpose radio or line data communication applications. The device has been designed to conform to the UK Band III trunked radio protocols MPT 1317/1327.

The FX429A is full duplex at 1200 and 2400 baud and includes an 8-bit parallel microprocessor interface and a programmable timer which may be set for interrupt periods of 8 to 120 bits.

Preamble may be generated by the device in transmit. The 16-bit SYNC or SYNT words are detected in receive. An error check word is automatically generated in transmit and error checking is performed in the receive mode. An on-chip Xtal/clock generator requiring an external 4.032MHz Xtal or clock input provides both 4.032MHz and 1.008MHz outputs and performs all modern timings. The FX429A requires a single 5-volt power supply and has a powersave facility. This device is available in both DIL and SMD packages.

# Pin Number Function


FX429A J4	FX429A L1/L2	
1	1	$ m V_{BIAS}$ : The internal circuitry bias line, held at $\rm V_{DD}/2$ this pin must be decoupled to $\rm V_{SS}$ by a capacitor, see Figure 3.
2	2	Transmit Output: The 1200 baud, 1200Hz/1800Hz and 2400 baud, 1200Hz/2400Hz FFSK Tx output. When not enabled by the Control Register ( $D_0$ ) its output impedance is set high.
3	4	Receiver Input: The 1200/2400 baud received FFSK signal input. The 1200Hz/1800Hz, 1200Hz/2400Hz audio to this pin must be ac coupled via a capacitor, see Figure 3.
5	5	$ m V_{oo}$ : Positive Supply. A single +5V regulated supply is required. It is recommended that this power rail be decoupled to $\rm V_{ss}$ by a capacitor, see Figure 3.
6	6	Carrier Detect Time Constant: The on-chip Carrier Detect function requires external component(s) on this pin. See Figure 3 for recommended component(s).
7	7	Xtal/Clock: The input to the clock oscillator inverter. A 4.032 MHz Xtal or externally derived clock pulse input should be connected here, see Figure 3.
8	8	Xtal: The output of the 4.032 MHz clock oscillator.
9	9	D <sub>o</sub> : Microprocessor Data Interface
10	10	$\mathbf{D}_{1}$ :
11	11	D <sub>2</sub> :
12	12	D <sub>3</sub> : These 8 lines are used by the device to communicate with a microprocessor
13	13	D <sub>4</sub> : with the R/W, A <sub>o</sub> and A, inputs determining register selection.
14	14	D <sub>s</sub> :
15	15	D <sub>6</sub> :
16	16	$D_{7}$ :

FX429A J4	FX429A L1/L2	}							
17 18	17 18	A <sub>0</sub> : Register Selection: These inputs, with the RW input, select the required register to the data bus as shown in Table 1 (below).							
			Register	R/W	A <sub>o</sub>	A,			
		}	Control	0	1	1			
			Status	1	1	1			
		Table 1	Rx Data	1	0	1			
İ			Tx Data	0	0	1			
			Syndrome Low	1	0	0			
			Syndrome High	1	1	0			
21 2	21	IRQ: Interrupt Request. This line will go to a logic '0' when an interrupt occurs. This or "wire OR'd" with other active low components (100k $\Omega$ pullup to V <sub>DD</sub> ). The conditions the interrupts are indicated at the Status Register and are as follows:							
				er and are as tollows  Rx Data Ready		ndv			
		Tx Idle	ı	Rx SYNC Detect					
22	24	1200/2400 Baud Selectione cycle of 1200Hz re A logic '0' on this pin se represents a logic '1', or resistor.	presents a logic '1', o lects the 2400 baud o	ne and a half cycle: option. Tone freque	s of 1800Hz repres ncies are: one half	ents a logic '0'.			
23	22	V <sub>ss</sub> : Negative Supply (	GND).						
24	23	Clock + 4: A 1.008 MH source impedance and	łz (X, +4) cłock is av source current limits.	ailable at this output	t for external circuit	use, note the			
4	3	Leave this pin open-circ	cuit.						

### Modems in Mobile Data Signalling ..... An Introduction

### **Digital Code Format**

The recommended Digital Code Format for use over Land Mobile Radio Systems is detailed in the UK Department of Trade and Industry, Radio Regulatory Division's publications MPT 1317 and MPT 1327, and is as described briefly below.



### Operation

The FX429A can be used for Full-Duplex operation with the host microprocessor only having to operate on the data whilst the modem (FX429A) handles all other signalling routines and requirements.

In the Tx mode the FX429A will :-

- (1) Internally generate and transmit a preamble bit reversals, for system bit synchronization.
- (2) Accept from the host, and transmit, a 16-bit 'SYNC' or 'SYNT' word.
- (3) Accept from the host, and transmit, 6 bytes of data (Address Code Word).
- (a) Upon a software command, internally calculate and transmit a 2-byte checksum based on the previous 6 data bytes.

   or —
- (b) Upon a software command, disable internal checksum generation and allow continuous data transmission.
- (4) Transmit 1 'hang bit' and go idle when all loaded data traffic has been sent (followed by a "Tx Idle" interrupt).

In the Rx mode the FX429A will :-

- (1) Detect and achieve bit synchronization within 16 bits.
- (2) Search for and detect the 16-bit 'SYNC'/'SYNT' word.
- (3) Output all received data after 'SYNC/SYNT,' in byte form.
- (4) Upon a software command (Rx Message Format), use the received checksum to calculate the presence (if any) of errors, and advise the host with an interrupt and a 16-bit Syndrome word.

Note – In Rx a software command is used to determine whether a 'SYNC'/'SYNT' word is required after every 8 (6 data + 2 checksum) received bytes, or "data" is received continually.

Normally the 'SYNC' word is used on the Control data channel and the 'SYNT' word is used on the Traffic data channel.

### Non MPT Application - Full-Duplex

The functions described in this section, to allow the FX429A modem to operate as a general purpose device, are obtained using the commands and indications detailed in the "Register Instructions" pages.

Tx - When enabled the device transmits a "101010......10" preamble until data for transmission is loaded by the host microprocessor.

Transmits 6 bytes of the loaded data followed by a 2-byte checksum based on that data. As long as Tx data is loaded the transmitter will transmit, the 2-byte checksum being produced after every 6 bytes (8 byte packages).

Automatic checksum generation can be inhibited by a software command to allow transmission of continuous data streams.

Rx — When enabled requires the 16-bit SYNC or SYNT word (see notes) before outputting data bytes. The modem receiver will then output continuous bytes of data, after every 6 bytes received a 2-byte checksum word will be output and can be ignored or used for error checking.

Control Register  $A_1 = 1$   $A_0 = 1$   $R/\overline{W} = 0$  Write Only

The Control Register, when selected, directs the modern's operation as described below.

Bit	Description	Function				: '1' (High)		= logic '0'	· · · · · · · · · · · · · · · · · · ·	
3it O O <sub>o</sub>	Tx Enable	one byte of p before one b preamble will Clear – The	Set $-D_0$ enables the transmitter for operation. A '0 $-$ 1' transition causes bit synchronization and the start of 101010 preamble pattern transmission. At least one byte of preamble will be transmitted. If data is loaded into the Tx Data Buffer before one byte has been sent then that data will follow, otherwise whole bytes of preamble will continue until data is loaded.  Clear $-$ The Transmitter Output pin is set to a high impedance and no transmitter interrupts are produced.							
Bit 1 D,	Tx Parity Enable	modem. A '0 from the Tx I every 6 byte checksum (2 more data to generation w Bit 4 in the S	- 1' tr Data B s loade! bytes aded) vill abo tatus l checks	ansition suffer inted until ) after t condition rt, the to Registe um gen	n starts cho to the Tx I this bit is o he last of on occurs ransmission (Tx Idle) peration is	ecksum gener Data Register. Cleared. The t each 6 bytes l before 6 bytes on will cease a will be set. No carried out an	ration on Checks ransmite have been been been been been been been be	the next some general will send en sent. If een loader 'hang' bit um will be	six bytes loaded ration continues fo I the generated an underrun (no d checksum has been sent an	
3it 2 ),	Rx Enable	Ready interr	upts) u	ıntil a 'S	SYNC' or 'S	SYNT' word is	found in	the recei	. No Rx Data ved bit stream. eiver are inhibited	
3it 3 D₃	Rx Message Format	the way the the next 6 by Clear – The	receive rtes are receiv	er hand e data a er will s	les the foll and will sta top data ti	owing data bit art error check	ts. If 'set' sing acco host afte	the receiverdingly.	the host to contriver will assume the	
3it 4	Timer LSB	These four			e timer as	follows :-				
0₄		D, 0 0 0	D 6 0 0	D 5 0 0 1	D			and disable errupt eve	e timer interrupts ry - 8 bits 16 bits	
		ő	Ö	1	1	N	11	п	24 bits	
	Timer	0	1	0	0	NI	41	11	32 bits	
) <sub>5</sub>		0	1	0	1	¥1	41	11	40 bits	
		0	1	1	0	<b>N</b>	a)	11	48 bits	
		0	1 0	1	1 0	и	11	"	56 bits 64 bits	
			Ö	0	4	и	11		72 bits	
tit 6	Timer		ő	1	0	14	41	н	80 bits	
)	THIRD		ő	1	1	ų	и	II .	88 bits	
6		1	1	ò	ò		11	II	96 bits	
		1	1	ŏ	1	ท	11	11	104 bits	
		1	1	1	0	н	п	II	112 bits	
		1	1	1	1	н	41	н	120 bits	
Bit 7 D,	Timer MSB	interrupt	then th	e next i	timer perio		ect witho	ut first hav	of the last timer ving to reset the ne new time.	
Tx Er	nable	preamble len	gth, the comma	e device and. Use	may occai or software	sionally produc should handle	e a Tx R this occu	eady intern rrence by e		
		_		مسالة سيطفه	بمدد مصرحة فمدل بدعي	etatua hitia ne	nt eat and	I that it is no	ot appropriate to loa	
			-	u une um s time, c		SIGNUS UN IS IR	n ool alla	BRICKISTR	л арргорнаю ю ю	

Status Register A<sub>1</sub> = 1 A<sub>0</sub> = 1 R/W = 1 Read Only

When an interrupt is generated the  $\overline{\text{IRQ}}$  Output goes Low with the Status Register bits indicating the sources of the interrupt.

	terrupt.			
Bit	Description	Function	Set = logic '1' (High)	Clear = logic '0' (Low)
Bit 0 D <sub>o</sub>	Rx Data Ready	the Rx Data Buffer. This Set – when a byte of data word has been received.	data must be read within a is loaded into the Rx Dated – (i) by a read of the S	ata Buffer, if a frame (SYNC/SYNT) Status Register followed by a
Bit 1 D,	Rx Checksum True	received checksum. This for the second byte of the <b>Set</b> – by a correct compa	function, which is valid we received checksum, do trison between the receive of the Status Register fo	the previous 6 bytes agreed with the when the Rx Data Ready bit (D <sub>0</sub> ) is set es not cause an interrupt. The data decision and generated checksums. Illowed by a read of the Rx Data Buffer,
Bit 2 D <sub>2</sub>	Rx Carrier Detect	not cause an interrupt. W	then FFSK tones are pres his bit goes Low. When t	seiver's carrier detect circuit and does sent at the receiver input this bit goes he Rx Enable bit (D <sub>2</sub> - Control Register)
Bit 3	Tx Data Ready	Tx Data Buffer within 8 bit Set – (i) when the conter or (ii) when the Tx End Bit Cleared – (i) by a rea Buffer, or (ii) by Tx E Interrupt Cleared – (i) b	it periods. hts of the Tx Data Buffer a able is set – No interrupt d of the Status Register t nable going Low.	byte of data should be written to the are transferred to the Tx Data Register, is generated in this case. followed by a write to the Tx Data agister,
Bit 4 D <sub>4</sub>	Tx Idle	been transmitted.  Set – one bit period after "checksum" or "loaded di Register D <sub>1</sub> ).  Bit Cleared – (i) by a wr or (ii) by Tx E Interrupt Cleared – (i) b	the last byte is transmitte ata" depending upon the ite to the Tx Data Buffer, Enable going Low.	
Bit 5 D <sub>5</sub>	Timer Interrupt	D <sub>s</sub> , when set, causes and (Control Register D <sub>4</sub> — D Set – by the timer.  Bit and Interrupt Cleare	<sub>7</sub> ).	he set timer period has expired. us Register.
Bit 6 D <sub>e</sub>	Rx SYNC Detect *	<b>D</b> <sub>e</sub> , when set, causes an (1100010011010111) has		
		Set – on receipt of the 16 Bit and Interrupt Cleare		-
Bit 7 D,	Rx SYNT Detect *	D <sub>7</sub> , when set, causes an (0011101100101000) ha Set – on receipt of the 16 Bit and interrupt Cleare	is been detected in the re oth bit of a 'SYNT' word.	eceived bit stream. Status Register,
* Note	<b>9</b> –	'SYNC' and 'SYNT' Detec	ction is disabled whilst the	e checksum checker is running.
	· · · · · · · · · · · · · · · · · · ·			

Rx Data Buffer	A, = 1	$A_0 = 0$	R/W = 1	Read Only
£	•	·		•

These 8 bits are the last byte of data received with bit 7 being received first. Note the relative positions of the MSB and LSB presented in this bit stream, the position may be different to the convention used in other  $\mu$ Processor peripherals.

D <sub>o</sub>	D,	D <sub>2</sub>	$D_3$	$D_4$	D <sub>s</sub>	De	D,
LSB	-	-	-	-	-	-	MSB

Tx Data Buffer	A, = 1	$A_0 = 0$	<b>R/W</b> = 0	Write Only	

These 8 bits loaded to the Tx Data Buffer are the next byte of data that will be transmitted, with bit 7 being transmitted first. Note the relative positions of the MSB and LSB presented in this bit stream, the position may be different to the convention used in other µProcessor peripherals. If the the Tx Parity Enable bit (Control Register D<sub>1</sub>) is set, a 2-byte checksum will be inserted and transmitted by the modem after every 6 transmitted "message" bytes.

D <sub>o</sub>	D,	D <sub>2</sub>	$D_3$	D <sub>4</sub>	D <sub>s</sub>	D <sub>e</sub>	D <sub>7</sub>
LSB	•	-	-	-	-	-	MSB

### The Syndrome Word

This 16-bit word (both Low and High bytes) may be used to correct errors.


Bits  $S_1$  to  $S_{15}$  are the 15 bits remaining in the polynomial divider of the checksum checker at the end of 6 bytes of "received message." For a <u>correct</u> message all 15 bits  $(S_1$  to  $S_{15})$  will be zero.

The 2 Syndrome bytes are valid when the Rx Data Ready bit (Status Register D<sub>o</sub>) is set for the second byte of the received checksum and should be read, if required, before 8 byte periods.

Syndro	yndrome Low Byte		A, = 0	A <sub>0</sub> =	0	R/W = 1	Rea	d Only
	D <sub>o</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>s</sub>	D <sub>s</sub>	D,
	S1	S2	S3	S4	S5	S6	S7	S8

Synd	rome Hi	gh Byte	A <sub>1</sub> = 0	<b>A</b> <sub>o</sub> = 1	1	R/W = 1	Re	ad Only
	D <sub>a</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>s</sub>	D <sub>6</sub>	D,
	S9	S10	S11	S12	S13	S14	S15	PARITY ERROR


 $D_7$  – This is a "Parity Error Bit" – Indicating an error between the received parity bit and the parity bit internally generated from the incoming message. Thus for a correctly received message all 16 bits of the Syndrome Word (S<sub>1</sub> to S<sub>15</sub> and Parity Error) will be zero.




### CD (Carrier Detect) Time Constant


The value of the Carrier Detect capacitor,  $C_s$ , determines the carrier detect time constant. A long time constant (larger value  $C_s$ ), results in improved noise immunity but increased response time.  $C_s$  may be varied to optimise noise immunity/response time.


- 1. With  $R_2 = 1M\Omega$  and  $C_5 = 1\mu F$  as external components for the carrier detect function at 1200 band only.
- 2. By using  $C_s = 0.1 \mu F$  and removing  $R_2$  completely the FX429A will operate at both 1200 and 2400 baud rates.




# **Timing Information**








### **Basic Power-Up Software**





# **Specification**

### **Absolute Maximum Ratings**

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage -0.3 to 7.0V

Input voltage at any pin (ref  $V_{SS} = 0V$ )  $-0.3 \text{ to } (V_{DD} + 0.3V)$ 

Sink/source current (supply pins) +/- 30mA (other pins) +/- 20mA

Total allowable device dissipation @ T<sub>AMB</sub> 25°C 800mW Max.

Derating 10mW/°C

Operating temperature range: FX429A J4 -30°C to +85°C (ceramic)

FX429A L1/L2 -30°C to +70°C (plastic)
Storage temperature range: FX429A J4 -55°C to +125°C (ceramic)

**FX429A L1/L2** -40°C to +85°C (plastic)

### **Operating Limits**

All characteristics are measured using the following parameters unless otherwise specified:

 $V_{DD} = 5.0V$ ,  $T_{AMB} = 25$ °C. Xtal/Clock  $f_o = 4.032$  MHz. Audio level 0dB ref: = 300mV rms.

Bit Rate Bandwidth = 1200Hz.

Characteristics	See Note	Min.	Тур.	Max.	Unit
Static Values					<del></del>
Supply Voltage		4.5	_	5.5	V
Supply Current Ranges					
Rx and Tx Enabled		_	_	7.0	mA
Rx Enabled, Tx Disabled		_	4.0	6.0	mA
Rx Disabled, Tx Enabled		_		7.0	mA
Rx and Tx Disabled		-	1.5	2.5	mA
ynamic Values					
Modem Internal Delay		_	1.5	_	វាទ
nterface Levels					
Output Logic '1' Source Current	2	_	_	120	μΑ
Output Logic '0' Sink Current	3	_	_	360	μA
Three State Output Leakage Current		_	_	4.0	μА
D <sub>o</sub> D <sub>7</sub> Data In/Out	1				
Logic '1' Level		3.5	_	_	V
Logic '0' Level		_	_	1.5	V
A,, A,, R/W, STROBE, IRQ	4				
Logic '1' Level		4.0	_	-	V
Logic '0' Level		_	_	1.0	٧
Analogue Impedances					
Rx Input		100	_	_	kΩ
Tx Output (Enabled)		_	10	_	kΩ
Tx Output (Disabled)		-	5.0	_	$M\Omega$
On-Chip Xtal Oscillator					
R <sub>in</sub>		10.0	_	_	MΩ
R <sub>out</sub>	5	-	30.0	<del></del>	kΩ
Oscillator Gain		_	25.0	_	ďB
Xtal frequency		_	4.032	_	MHz
Timing — (Fig. 5)					
Access Time – (t <sub>Acs</sub> )		_	_	135	ns
Address Hold Time – (t <sub>AH</sub> )		0	_	_	ns
Address Set-up Time - (t <sub>As</sub> )		0	_	_	กร
Data Hold Time (Write) - (t <sub>DHW</sub> )		85	_	_	กร
Data Set-up Time (Write) (tps)		0	-	_	ns
Output Hold Time (Read) - (tohe)		15	_	105	ns
Strobe Time – (t <sub>st</sub> )		140	_	_	ns

### Specification...

Characteristics		See Note	Min.	Тур.	Max.	Unit
Dynamic Values						
Receiver						
Signal Input Levels		6	-9.0	-2.0	+10.5	dB
Bit Error Rate		7				
@ 12dB Signal/Noise	Ratio		_	7.0	_	10⁴
@ 20dB Signal/Noise	Ratio		_	1.0	_	10 <sup>-8</sup>
Synchronization @ 12	2dB Signal/Noise F	Ratio 8				
Probability of Bit 16 b	eing correct			99.5	-	%
Carrier Detect Respon	nse Time	8	-	13.0	-	ms
Transmitter						
Output Level			_	8.25	_	dB
Output Level Variation	า		-1.0	_	+1.0	dB
Output Distortion			_	3.0	5.0	%
3rd Harmonic Distortic	on		_	2.0	3.0	%
Logic '1' Frequency	1200 baud	9	_	1200	-	Hz
	2400 baud	9	-	1200	_	Hz
Logic '0' Frequency	1200 baud	9	_	1800	-	Hz
	2400 baud	9	-	2400	-	Hz
Isochronous Distortion						
1200Hz - 1800Hz/12			_	25	40	μs
1800Hz - 1200Hz/24	00Hz - 1200Hz		_	20	40	μs

### **Notes**

- 1. With each data line loaded as, C = 50pf and R = 10k $\Omega$ .
- 2.  $V_{out} = 4.6V$ .
- 3.  $V_{OUT} = 0.4V$
- Sink/Source currents ≤ 0.1mA.
- 5. Both Xtal and Xtal + 4 Outputs.
- 6. With 50dB Signal/Noise Ratio.
- 7. See Figure 4, Bit Error Rate.
- 8. This Response Time is measured using a 10101010101....01 pattern input signal at a level of 230mV rms (-2.3dB) with no noise.
- 9. Dependent upon Xtal tolerance.

### **Checksum Generation and Checking**

**Generation** – The checksum generator takes the 48 bits from the 6 bytes loaded into the Tx Data Buffer and divides them modulo–2, by the generating polynomial;-

$$X^{15} + X^{14} + X^{13} + X^{11} + X^{4} + X^{2} + 1$$

It then takes the 15-bit remainder from the polynomial divider, inverts the last bit and appends an EVEN parity bit generated from the initial 48 bits and the 15 bit remainder (with the last bit inverted).

This 16-bit word is used as the "Checksum."

**Checking** – The checksum checker does two things:

It takes the first 63 bits of a received message, inverts bit 63, and divides them modulo-2, by the generating polynomial;-

$$X^{15} + X^{14} + X^{13} + X^{11} + X^4 + X^2 + 1$$

The 15 bits remaining in the polynomial divider are checked for all zero.

Secondly, it generates an EVEN parity bit from the first 63 bits of a received message and compares this bit with the received parity bit (bit 64).


If the 15 bits in the polynomial divider are all zero, and the two parity bits are equal, then the Rx Checksum True bit (SR D<sub>i</sub>) bit is set.

### **Package Outlines**

The FX429A is available in the package styles outlined below. Mechanical package diagrams and specifications are detailed in Section 10 of this document.

Pin 1 identification marking is shown on the relevant diagram and pins on all package styles number anti-clockwise when viewed from the top.


# FX429AJ4 24-pin cerdip DIL



### **Handling Precautions**

The FX429A is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.

**FX429AL1** 24-pin quad plastic encapsulated bent and cropped (LG)



**FX429AL2** 24-lead plastic leaded chip carrier (LS)

# Max. Body Length 10.40mm Max. Body Width 10.40mm

# **Ordering Information**

FX429AJ4 24-pin cerdip DIL (J)

FX429AL1 24-pin quad plastic

encapsulated bent and cropped

(LG)

(J)

FX429AL2 24-lead plastic leaded chip

carrier (LS)