### Features


- AVR® High Performance and Low Power RISC Architecture
- 118 Powerful Instructions Most Single Clock Cycle Execution
- 4K bytes of In-System Reprogrammable Flash
  - SPI Serial Interface for Program Downloading
  - Endurance: 1,000 Write/Erase Cycles
- 256 bytes EEPROM
  - Endurance: 100,000 Write/Erase Cycles
- 256 bytes Internal SRAM
- 32 x 8 General Purpose Working Registers
- 32 Programmable I/O Lines
- Programmable Serial UART
- SPI Serial Interface
- V<sub>cc</sub>: 2.7 6.0V
- Fully Static Operation
  - 0 8 MHz, 4.0 6.0V
  - 0 4 MHz, 2.7 4.0V
- Up to 8 MIPS Throughput at 8 MHz
- One 8-Bit Timer/Counter with Separate Prescaler
- One 16-Bit Timer/Counter with Separate Prescaler
- and Compare and Capture Modes
- Dual PWM
- External and Internal Interrupt Sources
- Programmable Watchdog Timer with On-Chip Oscillator
- On-Chip Analog Comparator
- Low Power Idle and Power Down Modes
- Programming Lock for Software Security

### Description

The AT90S4414 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the AT90S4414 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

The AVR core is based on an enhanced RISC architecture that combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers. *(continued)* 

## **Pin Configurations**





8-Bit **AVR**<sup>®</sup> Microcontroller with 4K bytes In-System Programmable Flash

# AT90S4414 Preliminary






Note: This is a summary document. For the complete 76 page datasheet, please visit our web site at *www.atmel.com* or e-mail at *literature@atmel.com* and request literature #0840D.



### **Block Diagram**

Figure 1. The AT90S4414 Block Diagram



The AT90S4414 provides the following features: 4K bytes of In-System Programmable Flash, 256 bytes EEPROM, 256 bytes SRAM, 32 general purpose I/O lines, 32 general purpose working registers, flexible timer/counters with compare modes, internal and external interrupts, a programmable serial UART, programmable Watchdog Timer with internal oscillator, an SPI serial port and two software selectable power saving modes. The Idle Mode stops the CPU while allowing the SRAM, timer/counters, SPI port and interrupt system to continue functioning. The power down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset. The device is manufactured using Atmel's high density non-volatile memory technology. The on-chip In-System Programmable Flash allows the program memory to be reprogrammed in-system through an SPI serial interface or by a conventional nonvolatile memory programmer. By combining an enhanced RISC 8-bit CPU with In-System Programmable Flash on a monolithic chip, the Atmel AT90S4414 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The AT90S4414 *AVR* is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, incircuit emulators, and evaluation kits.



## **Pin Descriptions**

#### VCC

Supply voltage

#### GND

Ground

#### Port A (PA7..PA0)

Port A is an 8-bit bidirectional I/O port. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers can sink 20mA and can drive LED displays directly. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated.

Port A serves as Multiplexed Address/Data input/output when using external SRAM.

#### Port B (PB7..PB0)

Port B is an 8-bit bidirectional I/O pins with internal pull-up resistors. The Port B output buffers can sink 20 mA. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated.

Port B also serves the functions of various special features of the AT90S4414 as listed on page 45.

#### Port C (PC7..PC0)

Port C is an 8-bit bidirectional I/O port with internal pull-up resistors. The Port C output buffers can sink 20 mA. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated.

Port C also serves as Address output when using external SRAM.

#### Port D (PD7..PD0)

Port D is an 8-bit bidirectional I/O port with internal pull-up resistors. The Port D output buffers can sink 20 mA. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated.

Port D also serves the functions of various special features of the AT90S4414 as listed on page 51.

#### RESET

Reset input. A low on this pin for two machine cycles while the oscillator is running resets the device.

#### XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

#### XTAL2

Output from the inverting oscillator amplifier

#### ICP

ICP is the input pin for the Timer/Counter1 Input Capture function.

#### OC1B

OC1B is the output pin for the Timer/Counter1 Output CompareB function

#### ALE

ALE is the Address Latch Enable used when the External Memory is enabled. The ALE strobe is used to latch the low-order address (8 bits) into an address latch during the first access cycle, and the AD0-7 pins are used for data during the second access cycle.

## **Crystal Oscillator**

XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator, as shown in Figure 2. Either a quartz crystal or a ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven as shown in Figure 3.

#### Figure 2. Oscillator Connections





Figure 3. External Clock Drive Configuration








### AT90S4414 Architectural Overview

The fast-access register file concept contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one ALU (Arithmetic Logic Unit) operation is executed. Two operands are output from the register file, the operation is executed, and the result is stored back in the register file in one clock cycle. Six of the 32 registers can be used as three 16-bits indirect address register pointers for Data Space addressing - enabling efficient address calculations. One of the three address pointers is also used as the address pointer for the constant table look up function. These added function registers are the 16-bits X-register, Y-register and Z-register.

Figure 4. The AT90S4414 AVR Enhanced RISC Architecture



#### AVR AT90S4414 Architecture

The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register operations are also executed in the ALU. Figure 4 shows the AT90S4414 *AVR* Enhanced RISC microcontroller architecture.

In addition to the register operation, the conventional memory addressing modes can be used on the register file as well. This is enabled by the fact that the register file is assigned the 32 lowermost Data Space addresses (\$00 -\$1F), allowing them to be accessed as though they were ordinary memory locations.

The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, Timer/Counters,

A/D-converters, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the register file, \$20 - \$5F.

The *AVR* uses a Harvard architecture concept - with separate memories and buses for program and data. The program memory is executed with a two stage pipeline. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is in-system In-System Programmable Flash memory.

With the relative jump and call instructions, the whole 2K address space is directly accessed. Most *AVR* instructions



4

AT90S4414

rupts are executed). The 16-bit stack pointer SP is

The 256 bytes data SRAM can be easily accessed through

the five different addressing modes supported in the AVR

The memory spaces in the AVR architecture are all linear

read/write accessible in the I/O space.

and regular memory maps.

architecture.

have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

During interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or inter-

#### Figure 5. Memory Maps

**Program Memory Data Memory** \$0000 \$000 32 Gen. Purpose Working Registers \$001F \$0020 64 I/O Registers Program Flash (2K x 16) \$005F \$0060 Internal SRAM (256 x 8) \$015F \$0160 External SRAM  $(0 - 64K \times 8)$ \$7FF

A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All the different interrupts have a separate interrupt vector in the interrupt vector table at the

beginning of the program memory. The different interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address the higher priority.

!\$FFFF





## AT90S4414 Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$3F (\$5F)	SREG		Т	Н	S S	V	N	Z	C	19
\$3F (\$5F) \$3E (\$5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	20
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	20
\$3C (\$5C)	Reserved	017	510	010	014	010	012	011	510	20
\$3B (\$5B)	GIMSK	INT1	INT0	-	-	-	-	-	-	25
\$3A (\$5A)	GIFR	INTF1	INTF0							25
\$39 (\$59)	TIMSK	TOIE1	OCIE1A	OCIE1B	-	TICIE1	-	TOIE0	-	25
\$38 (\$58)	TIFR	TOV1	OCF1A	OCF1B	-	ICF1	-	TOV0	-	26
\$37 (\$57)	Reserved									
\$36 (\$56)	Reserved									
\$35 (\$55)	MCUCR	SRE	SRW	SE	SM	ISC11	ISC10	ISC01	ISC00	27
\$34 (\$54)	Reserved									
\$33 (\$53)	TCCR0	-	-	-	-	-	CS02	CS01	CS00	30
\$32 (\$52)	TCNT0	Timer/Cou	nter0 (8 Bit)						1	31
\$31 (\$51)	Reserved		. /							
\$30 (\$50)	Reserved									
\$2F (\$4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	-	-	PWM11	PWM10	33
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	-	CTC1	CS12	CS11	CS10	34
\$2D (\$4D)	TCNT1H			Register High	Byte				· · · · · · · · · · · · · · · · · · ·	35
\$2C (\$4C)	TCNT1L			Register Low I						35
\$2B (\$4B)	OCR1AH			Compare Regis		!				36
\$2A (\$4A)	OCR1AL			Compare Regis						36
\$29 (\$49)	OCR1BH			Compare Regis						36
\$28 (\$48)	OCR1BL	Timer/Cou	nter1 - Output (	Compare Regis	ter B Low Byte					36
\$27 (\$47)	Reserved				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					
\$26 (\$46)	Reserved									
\$25 (\$45)	ICR1H	Timer/Cou	nter1 - Input Ca	apture Register	High Byte					36
\$24 (\$44)	ICR1L			pture Register						36
\$23 (\$43)	Reserved		•							
\$22 (\$42)	Reserved									
\$21 (\$41)	WDTCR	-	-	-	WDTOE	WDE	WDP2	WDP1	WDP0	39
\$20 (\$40)	Reserved									
\$1F (\$3F)	Reserved	-	-	-	-	-	-	-	-	
\$1E (\$3E)	EEAR	EEPROM /	Address Regist	er			•			40
\$1D (\$3D)	EEDR	EEPROM	Data Register							40
\$1C (\$3C)	EECR	-	-	-	-	-	EEMWE	EEWE	EERE	41
\$1B (\$3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	54
\$1A (\$3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	54
\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	54
\$18 (\$38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	56
\$17 (\$37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	56
\$16 (\$36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	56
\$15 (\$35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	61
\$14 (\$34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	61
\$13 (\$33)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	61
\$12 (\$32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	63
\$11 (\$31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	63
\$10 (\$30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	63
\$0F (\$2F)	SPDR	SPI Data R	legister							46
\$0E (\$2E)	SPSR	SPIF	WCOL	-	-	-	-	-	-	45
\$0D (\$2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	45
\$0C (\$2C)	UDR	UART I/O I	Data Register	•	•	-	·	-	·	49
\$0B (\$2B)	USR	RXC	TXC	UDRE	FE	OR	-	-	-	49
\$0A (\$2A)	UCR	RXCIE	TXCIE	UDRIE	RXEN	TXEN	CHR9	RXB8	TXB8	50
	UBRR		d Rate Registe				•		·	52
\$09 (\$29)	00				101		ACIC	ACIS1	40100	50
	ACSR	ACD	-	ACO	ACI	ACIE	ACIC	ACIST	ACIS0	53
\$09 (\$29)		ACD	-	ACO	ACI	ACIE	ACIC	ACIST	ACISO	53

## AT90S4414

## AT90S4414 Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AN	D LOGIC INSTRU	CTIONS			
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	RdI,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \gets Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \lor Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \lor K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \gets Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow \$FF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \lor K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd  \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow \$FF$	None	1
BRANCH INSTR	UCTIONS				
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
RET		Subroutine Return	$PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK$	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC $\leftarrow$ PC + 2 or 3	None	1/2
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC $\leftarrow$ PC + 2 or 3	None	1/2
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC $\leftarrow$ PC + 2 or 3	None	1/2
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC $\leftarrow$ PC + 2 or 3	None	1/2
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC $\leftarrow$ PC + 2 or 3	None	1/2
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then $PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC $\leftarrow$ PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N $\oplus$ V= 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N $\oplus$ V= 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if $(T = 0)$ then PC $\leftarrow$ PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if $(I = 1)$ then PC $\leftarrow$ PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (1 = 0) then PC $\leftarrow$ PC + k + 1	None	1/2





Mnemonics	Operands	Description	Operation	Flags	#Clocks
DATA TRANSF	ER INSTRUCTION	is			
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, Ł ł q	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow N$ $(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$(X) \leftarrow KI, X \leftarrow X + I$ $X \leftarrow X - I, (X) \leftarrow Rr$	None	2
	,				
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	$P \leftarrow Rr$	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
BIT AND BIT-T	EST INSTRUCTIO	NS			
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	$I/O(P,b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	$Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1
BSET	s	Flag Set	SREG(s) $\leftarrow$ 1	SREG(s)	1
BCLR		Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
	S Da h				
BST BLD	Rr, b	Bit Store from Register to T Bit load from T to Register	$\frac{T \leftarrow Rr(b)}{Rd(b) \leftarrow T}$	T None	1
			$\mathbf{B}(0(0)) \leftarrow 1$	NODE	1
	Rd, b	3			
SEC	Rd, b	Set Carry	$C \leftarrow 1$	С	1
SEC CLC		Set Carry Clear Carry	$\begin{array}{c} C \leftarrow 1 \\ C \leftarrow 0 \end{array}$	C C	1
SEC CLC SEN		Set Carry Clear Carry Set Negative Flag	$\begin{array}{c} C \leftarrow 1 \\ \hline C \leftarrow 0 \\ \hline N \leftarrow 1 \end{array}$	C C N	1
SEC CLC SEN CLN		Set Carry Clear Carry Set Negative Flag Clear Negative Flag	$\begin{array}{c} C \leftarrow 1 \\ \hline C \leftarrow 0 \\ \hline N \leftarrow 1 \\ \hline N \leftarrow 0 \end{array}$	C C N N	1 1 1
SEC CLC SEN CLN SEZ		Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag	$\begin{array}{c} C \leftarrow 1 \\ \hline C \leftarrow 0 \\ \hline N \leftarrow 1 \\ \hline N \leftarrow 0 \\ \hline Z \leftarrow 1 \end{array}$	C C N N Z	1 1 1 1
SEC CLC SEN CLN SEZ CLZ	Kā, b	Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag	$\begin{array}{c} C \leftarrow 1 \\ \hline C \leftarrow 0 \\ \hline N \leftarrow 1 \\ \hline N \leftarrow 0 \\ \hline Z \leftarrow 1 \\ \hline Z \leftarrow 0 \end{array}$	C C N N	1 1 1 1 1 1
SEC CLC SEN CLN SEZ CLZ SEI	Kd, D	Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable	$C \leftarrow 1$ $C \leftarrow 0$ $N \leftarrow 1$ $N \leftarrow 0$ $Z \leftarrow 1$ $Z \leftarrow 0$ $I \leftarrow 1$	C C N N Z	1 1 1 1 1 1 1 1
SEC CLC SEN CLN SEZ CLZ SEI CLZ	Kd, D	Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable	$C \leftarrow 1$ $C \leftarrow 0$ $N \leftarrow 1$ $N \leftarrow 0$ $Z \leftarrow 1$ $Z \leftarrow 0$ $I \leftarrow 1$ $I \leftarrow 0$	C C N Z Z I I	1 1 1 1 1 1
SEC CLC SEN CLN SEZ CLZ SEI CLZ CLI SES	Kd, D	Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag	$\begin{array}{c} C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \end{array}$	C C N Z Z I I S	1 1 1 1 1 1 1 1
SEC CLC SEN CLN SEZ CLZ SEI CLZ CLI SES	Kā, D	Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable	$C \leftarrow 1$ $C \leftarrow 0$ $N \leftarrow 1$ $N \leftarrow 0$ $Z \leftarrow 1$ $Z \leftarrow 0$ $I \leftarrow 1$ $I \leftarrow 0$	C C N Z Z I I	1 1 1 1 1 1 1 1 1
SEC           CLC           SEN           CLN           SEZ           CLZ           SEI           CLI           SES           CLS	Kd, D	Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag	$\begin{array}{c} C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \end{array}$	C C N Z Z I I S	1 1 1 1 1 1 1 1 1 1 1
SEC CLC SEN CLN SEZ CLZ SEI	Kd, D	Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag	$\begin{array}{c} C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \end{array}$	C C N N Z Z I I S S	1 1 1 1 1 1 1 1 1 1 1 1
SEC           CLC           SEN           CLN           SEZ           CLZ           SEI           CLI           SES           CLS           SEV           CLV	Kd, D	Set Carry         Clear Carry         Set Negative Flag         Clear Negative Flag         Set Zero Flag         Clear Zero Flag         Global Interrupt Enable         Global Interrupt Disable         Set Signed Test Flag         Clear Signed Test Flag         Set Twos Complement Overflow.         Clear Twos Complement Overflow	$\begin{array}{c} C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ 1 \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \end{array}$	C C N N Z Z I I S S V	1 1 1 1 1 1 1 1 1 1 1 1 1
SEC           CLC           SEN           CLN           SEZ           CLZ           SEI           CLI           SES           CLS           SES           CLS           SEV           CLV           SET	Kd, D	Set Carry         Clear Carry         Set Negative Flag         Clear Negative Flag         Set Zero Flag         Clear Zero Flag         Global Interrupt Enable         Global Interrupt Disable         Set Signed Test Flag         Clear Signed Test Flag         Set Twos Complement Overflow.         Clear Twos Complement Overflow         Set T in SREG	$\begin{array}{c} C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \end{array}$	C C N N Z Z Z I I S S V V V T	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SEC           CLC           SEN           CLN           SEZ           CLZ           SEI           CLI           SES           CLS           SEV           CLV           SET           CLV           SET           CLT	KG, D	Set Carry         Clear Carry         Set Negative Flag         Clear Negative Flag         Set Zero Flag         Clear Zero Flag         Global Interrupt Enable         Global Interrupt Disable         Set Signed Test Flag         Clear Signed Test Flag         Set Twos Complement Overflow.         Clear Twos Complement Overflow         Set T in SREG         Clear T in SREG	$\begin{array}{c} C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \end{array}$	C C N N Z Z Z I I S S V V V V T T	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SEC           CLC           SEN           CLN           SEZ           CLZ           SEI           CLI           SES           CLS           SEV           CLS           SEV           CLV           SET           CLT           SEH	Kū, D	Set Carry         Clear Carry         Set Negative Flag         Clear Negative Flag         Set Zero Flag         Clear Zero Flag         Global Interrupt Enable         Global Interrupt Enable         Set Signed Test Flag         Clear Signed Test Flag         Set Twos Complement Overflow.         Clear Twos Complement Overflow         Set T in SREG         Clear T in SREG         Set Half Carry Flag in SREG	$\begin{array}{c} C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \\ H \leftarrow 1 \end{array}$	C C N N Z Z Z I I S S V V V V T T T H	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SEC           CLC           SEN           CLN           SEZ           CLZ           SEI           CLI           SES           CLS           SEV           CLV           SET           CLT           SEH           CLT           SEH           CLT           SEH           CLH	Kd, D	Set Carry         Clear Carry         Set Negative Flag         Clear Negative Flag         Set Zero Flag         Clear Zero Flag         Global Interrupt Enable         Global Interrupt Enable         Set Signed Test Flag         Clear Signed Test Flag         Set Twos Complement Overflow.         Clear Twos Complement Overflow         Set T in SREG         Clear T in SREG         Set Half Carry Flag in SREG         Clear Half Carry Flag in SREG	$\begin{array}{c} C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \end{array}$	C C N N Z Z Z I I I S S V V V T T T H H	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SEC           CLC           SEN           CLN           SEZ           CLZ           SEI           CLZ           SEI           CLS           SES           CLS           SEV           CLV           SET           CLT           SEH	Kū, D	Set Carry         Clear Carry         Set Negative Flag         Clear Negative Flag         Set Zero Flag         Clear Zero Flag         Global Interrupt Enable         Global Interrupt Enable         Set Signed Test Flag         Clear Signed Test Flag         Set Twos Complement Overflow.         Clear Twos Complement Overflow         Set T in SREG         Clear T in SREG         Set Half Carry Flag in SREG	$\begin{array}{c} C \leftarrow 1 \\ C \leftarrow 0 \\ N \leftarrow 1 \\ N \leftarrow 0 \\ Z \leftarrow 1 \\ Z \leftarrow 0 \\ I \leftarrow 1 \\ I \leftarrow 0 \\ S \leftarrow 1 \\ S \leftarrow 0 \\ V \leftarrow 1 \\ V \leftarrow 0 \\ T \leftarrow 1 \\ T \leftarrow 0 \\ H \leftarrow 1 \end{array}$	C C N N Z Z Z I I S S V V V V T T T H	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

# AT90S4414

## **Ordering Information**

Speed (MHz)	Power Supply	Ordering Code*	Package	Operation Range
4	2.7 - 6.0V	AT90S4414-4AC	44A	Commercial
		AT90S4414-4JC	44J	(0°C to 70°C)
		AT90S4414-4PC	40P6	
		AT90S4414-4AI	44A	Industrial
		AT90S4414-4JI	44J	(-40°C to 85°C)
		AT90S4414-4PI	40P6	
8	4.0 - 6.0V	AT90S4414-8AC	44A	Commercial
		AT90S4414-8JC	44J	(0°C to 70°C)
		AT90S4414-8PC	40P6	
		AT90S4414-8AI	44A	Industrial
		AT90S4414-8JI	44J	(-40°C to 85°C)
		AT90S4414-8PI	40P6	

Package Type				
44A	44-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)			
44J	44J 44-Lead, Plastic J-Leaded Chip Carrier (PLCC)			
40P6	40-Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)			



## **Packaging Information**

