

# Low Cost, 80 MHz FastFET<sup>™</sup> Op Amps

## AD8033/AD8034

**FEATURES** 

**FET Input Amplifier** 

1 pA Typical Input Bias Current

**Very Low Cost** 

**High Speed** 

80 MHz, -3 dB Bandwidth (G = +1)

80 V/ $\mu$ s Slew Rate (G = +2)

**Low Noise** 

11 nV/ $\sqrt{\text{Hz}}$  (f = 100 kHz)

 $0.6 \text{ fA}/\sqrt{\text{Hz}} \text{ (f = 100 kHz)}$ 

Wide Supply Voltage Range

5 V to 24 V

Low Offset Voltage, 1 mV Typical

Single-Supply and Rail-to-Rail Output

High Common-Mode Rejection Ratio -100 dB

**Low Power** 

3.3 mA/Amplifier Typical Supply Current

No Phase Reversal

**Small Packaging** 

SOIC-8, SOT-23-8, and SC70

**APPLICATIONS** 

Instrumentation

**Filters** 

**Level Shifting** 

**Buffering** 

#### **GENERAL DESCRIPTION**

The AD8033/AD8034 FastFET amplifiers are voltage feedback amplifiers with FET inputs, offering ease of use and excellent performance. The AD8033 is a single amplifier and the AD8034 is a dual amplifier. The AD8033/AD8034 FastFET op amps in ADI's proprietary XFCB process offer significant performance improvements over other low cost FET amps, such as low noise (11 nV/ $\sqrt{\rm Hz}$  and 0.6 fA/ $\sqrt{\rm Hz}$ ) and high speed (80 MHz bandwidth and 80 V/us slew rate).

With a wide supply voltage range from 5 V to 24 V and fully operational on a single supply, the AD8033/AD8034 amplifiers will work in more applications than similarly priced FET input amps. In addition, the AD8033/AD8034 have rail-to-rail outputs for added versatility.


Despite their low cost, the amplifiers provide excellent overall performance. They offer high common-mode rejection of -100 dB, low input offset voltage of 2 mV max, and low noise of  $11 \text{ nV}/\overline{\text{Hz}}$ .

The AD8033/AD8034 amplifiers only draw 3.3 mA/amplifier of quiescent current while having the capability of delivering up to 40 mA of load current.


#### REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

#### **CONNECTION DIAGRAMS**



SOIC-8 and SOT-23-8 (RT) AD8034






Figure 1. Small Signal Frequency Response

The AD8033 is available in small packages: SOIC-8 and SC70. The AD8034 is also available in small packages: SOIC-8 and SOT-23-8. They are rated to work over the industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C without a premium over commercial grade products.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 www.analog.com
Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

## $\textbf{AD8033/AD8034--SPECIFICATIONS} (\textbf{T}_{A} = 25^{\circ}\textbf{C}, \textbf{V}_{S} = \pm 5 \textbf{ V}, \textbf{R}_{L} = 1 \textbf{ k}\Omega, \textbf{Gain} = +2, \textbf{unless otherwise noted.})$

Parameter	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE  -3 dB Bandwidth	$G = +1, V_O = 0.2 \text{ V p-p}$ $G = +2, V_O = 0.2 \text{ V p-p}$ $G = +2, V_O = 2 \text{ V p-p}$	65	80 30 21		MHz MHz MHz
Input Overdrive Recovery Time Output Overdrive Recovery Time Slew Rate (25% to 75%) Settling Time to 0.1%	-6  V to  +6  V Input -3  V to  +3  V Input, G = +2 $G = +2, V_0 = 4 \text{ V Step}$ $G = +2, V_0 = 2 \text{ V Step}$ $G = +2, V_0 = 8 \text{ V Step}$	55	135 135 80 95 225		ns ns V/µs ns ns
NOISE/HARMONIC PERFORMANCE Distortion Second Harmonic Third Harmonic  Crosstalk, Output-to-Output Input Voltage Noise Input Current Noise	$\begin{split} f_{C} &= 1 \text{ MHz, V}_{O} = 2 \text{ V p-p} \\ R_{L} &= 500 \Omega \\ R_{L} &= 1 k\Omega \\ R_{L} &= 500 \Omega \\ R_{L} &= 1 k\Omega \\ f &= 1 MHz, G = +2 \\ f &= 100 kHz \\ f &= 100 kHz \end{split}$		-82 -85 -70 -81 -86 11 0.7		dBc dBc dBc dBc dB nV/√Hz fA/√Hz
DC PERFORMANCE Input Offset Voltage Input Offset Voltage Match Input Offset Voltage Drift Input Bias Current Open-Loop Gain	$V_{CM} = 0 V$ $T_{MIN} - T_{MAX}$ $T_{MIN} - T_{MAX}$ $V_{O} = \pm 3 V$	89	1 4 1.5 50 92	2 3.5 2.5 27 11	mV mV mV μV/°C pA pA dB
INPUT CHARACTERISTICS Common-Mode Input Impedance Differential Input Impedance Input Common-Mode Voltage Range FET Input Range Usable Input Range Common-Mode Rejection Ratio	$V_{CM} = (-3 \text{ V to } +1.5 \text{ V})$	-89	1000  2.3 1000  1.7 -5.0 to +2.2 -5.0 to +5.0 -100		GΩ  pF GΩ  pF V V dB
OUTPUT CHARACTERISTICS Output Voltage Swing Output Short Circuit Current Capacitive Load Drive	30% Overshoot, G = +1, V <sub>O</sub> = 400 mV p-p	±4.75	±4.95 40 35		V mA pF
POWER SUPPLY Operating Range Quiescent Current per Amplifier Power Supply Rejection Ratio	$V_S = \pm 2 \text{ V}$	5 -90	3.3 -100	24 3.5	V mA dB

Specifications subject to change without notice.

## $\label{eq:special_problem} \textbf{SPECIFICATIONS} \; (T_A = 25^{\circ}\text{C}, \, V_S = 5 \; \text{V}, \, R_L = 1 \; \text{k}\Omega, \, \text{Gain} = +2, \, \text{unless otherwise noted.})$

Parameter	rameter Conditions		Тур	Max	Unit
DYNAMIC PERFORMANCE  -3 dB Bandwidth			80 32 21		MHz MHz MHz
Input Overdrive Recovery Time Output Overdrive Recovery Time Slew Rate (25% to 75%) Settling Time to 0.1%	-3  V to  +3  V Input -1.5  V to  +1.5  V Input,  G = +2 $G = +2, V_O = 4 \text{ V Step}$ $G = +2, V_O = 2 \text{ V Step}$	55	180 200 70 100		ns ns V/µs ns
NOISE/HARMONIC PERFORMANCE Distortion Second Harmonic Third Harmonic Crosstalk, Output to Output Input Voltage Noise Input Current Noise	$\begin{split} f_{C} &= 1 \text{ MHz, V}_{O} = 2 \text{ V p-p} \\ R_{L} &= 500 \Omega \\ R_{L} &= 1 \text{ k}\Omega \\ R_{L} &= 500 \Omega \\ R_{L} &= 1 \text{ k}\Omega \\ f &= 1 \text{ MHz, G} = +2 \\ f &= 100 \text{ kHz} \\ f &= 100 \text{ kHz} \end{split}$		-80 -84 -70 -80 -86 11 0.7		dBc dBc dBc dBc dBc dB $nV/\sqrt{Hz}$ $fA/\sqrt{Hz}$
DC PERFORMANCE Input Offset Voltage  Input Offset Voltage Match Input Offset Voltage Drift Input Bias Current  Open-Loop Gain	$V_{CM} = 0 V$ $T_{MIN} - T_{MAX}$ $T_{MIN} - T_{MAX}$ $V_{O} = 0 V \text{ to } 3 V$	87	1 4 1 50 92	2.0 3.5 2.5 30 10	mV mV mV μV/°C pA pA dB
INPUT CHARACTERISTICS Common-Mode Input Impedance Differential Input Impedance Input Common-Mode Voltage Range FET Input Range Usable Input Range Common-Mode Rejection Ratio	V <sub>CM</sub> = 1.0 V to 2.5 V	-80	1000  2.3 1000  1.7 0 to 2.0 0 to 5.0 -100		GΩ  pF GΩ  pF V V dB
OUTPUT CHARACTERISTICS Output Voltage Swing Output Short Circuit Current Capacitive Load Drive	$R_L = 1 \text{ k}\Omega$ 30%  Overshoot,  G = +1, $V_O = 400 \text{ mV p-p}$	0.16 to 4.83	0.04 to 4.95 30 25		V mA pF
POWER SUPPLY Operating Range Quiescent Current per Amplifier Power Supply Rejection Ratio	$V_S = \pm 1 \text{ V}$	5 -80	3.3 -100	24 3.5	V mA dB

Specifications subject to change without notice.

REV. B -3-

## **SPECIFICATIONS** (T<sub>A</sub> = 25°C, V<sub>S</sub> = $\pm$ 12 V, R<sub>L</sub> = 1 k $\Omega$ , Gain = +2, unless otherwise noted.)

Parameter	ameter Conditions		Тур	Max	Unit
DYNAMIC PERFORMANCE  -3 dB Bandwidth  Input Overdrive Recovery Time Output Overdrive Recovery Time Slew Rate (25% to 75%) Settling Time to 0.1%	$G = +1, V_O = 0.2 \text{ V p-p}$ $G = +2, V_O = 0.2 \text{ V p-p}$ $G = +2, V_O = 2 \text{ V p-p}$ -13  V to  +13  V Input -6.5  V to  +6.5  V Input, G = +2 $G = +2, V_O = 4 \text{ V Step}$ $G = +2, V_O = 2 \text{ V Step}$ $G = +2, V_O = 10 \text{ V Step}$	65 55	80 30 21 100 100 80 90 225		MHz MHz MHz ns ns v/µs ns
NOISE/HARMONIC PERFORMANCE Distortion Second Harmonic  Third Harmonic  Crosstalk, Output to Output Input Voltage Noise Input Current Noise	$\begin{aligned} f_{C} &= 1 \text{ MHz, V}_{O} = 2 \text{ V p-p} \\ R_{L} &= 500 \Omega \\ R_{L} &= 1 k\Omega \\ R_{L} &= 500 \Omega \\ R_{L} &= 1 k\Omega \\ f &= 1 \text{ MHz, G} = +2 \\ f &= 100 \text{ kHz} \\ f &= 100 \text{ kHz} \end{aligned}$		-80 -82 -70 -82 -86 11 0.7		dBc dBc dBc dBc dB nV/√Hz fA/√Hz
DC PERFORMANCE Input Offset Voltage  Input Offset Voltage Match Input Offset Voltage Drift Input Bias Current  Open-Loop Gain	$V_{CM} = 0 V$ $T_{MIN} - T_{MAX}$ $T_{MIN} - T_{MAX}$ $V_{O} = \pm 8 V$	88	1 4 2 50 96	2.0 3.5 2.5 24 12	mV mV mV μV/°C pA pA dB
INPUT CHARACTERISTICS Common-Mode Input Impedance Differential Input Impedance Input Common-Mode Voltage Range FET Input Range Usable Input Range Common-Mode Rejection Ratio	$V_{CM} = \pm 5 \text{ V}$	-92	1000  2.3 1000  1.7 -12.0 to +9 -12.0 to +11 -100		$egin{array}{l} G\Omega \  pF \ G\Omega \  pF \ V \ V \ dB \end{array}$
OUTPUT CHARACTERISTICS Output Voltage Swing Output Short Circuit Current Capacitive Load Drive	30% Overshoot; G = +1	±11.52	±11.84 60 35		V mA pF
POWER SUPPLY Operating Range Quiescent Current per Amplifier Power Supply Rejection Ratio	$V_S = \pm 2 \text{ V}$	5 -85	3.3 -100	24 3.5	V mA dB

Specifications subject to change without notice.

#### **ABSOLUTE MAXIMUM RATINGS\***

Supply Voltage
Power Dissipation See Figure 2
Common-Mode Input Voltage 26.4 V
Differential Input Voltage 1.4 V
Storage Temperature65°C to +125°C

Operating Temperature Range ........... -40°C to +85°C Lead Temperature Range (Soldering 10 sec) .......... 300°C

-4- REV. B

<sup>\*</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### MAXIMUM POWER DISSIPATION

The maximum safe power dissipation in the AD8033/AD8034 packages is limited by the associated rise in junction temperature  $(T_J)$  on the die. The plastic that encapsulates the die will locally reach the junction temperature. At approximately 150°C, which is the glass transition temperature, the plastic will change its properties. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the AD8033/AD8034. Exceeding a junction temperature of 175°C for an extended period of time can result in changes in silicon devices, potentially causing failure.

The still-air thermal properties of the package and PCB ( $\theta_{JA}$ ), ambient temperature ( $T_A$ ), and the total power dissipated in the package ( $P_D$ ) determine the junction temperature of the die. The junction temperature can be calculated as follows

$$T_J = T_A + (P_D \times \theta_{JA})$$

The power dissipated in the package  $(P_D)$  is the sum of the quiescent power dissipation and the power dissipated in the package due to the load drive for all outputs. The quiescent power is the voltage between the supply pins  $(V_S)$  times the quiescent current  $(I_S)$ . Assuming the load  $(R_L)$  is referenced to midsupply, then the total drive power is  $V_S/2 \times I_{OUT}$ , some of which is dissipated in the package and some in the load  $(V_{OUT} \times I_{OUT})$ . The difference between the total drive power and the load power is the drive power dissipated in the package:

$$\begin{split} P_D &= Quiescent\ Power + (Total\ Drive\ Power - Load\ Power) \\ P_D &= \left[V_S \times I_S\right] + \left[\left(V_S \ / \ 2\right) \times \left(V_{OUT} \ / \ R_L\right)\right] - \left[V_{OUT}^2 \ / \ R_L\right] \end{split}$$

RMS output voltages should be considered. If  $R_L$  is referenced to  $V_{S-}$ , as in single-supply operation, then the total drive power is  $V_S \times I_{OUT}$ .

If the rms signal levels are indeterminate, consider the worst case, when  $V_{OUT} = V_S/4$  for  $R_L$  to midsupply:

$$P_D = (V_S \times I_S) + (V_S / 4)^2 / R_L$$

In single-supply operation with  $R_L$  referenced to  $V_{S-}$ , worst case is  $V_{OUT} = V_S/2$ .




Figure 2. Maximum Power Dissipation vs. Temperature for a Four-Layer Board

Airflow will increase heat dissipation, effectively reducing  $\theta_{JA}$ . Also, more metal directly in contact with the package leads from metal traces, through holes, ground, and power planes will reduce the  $\theta_{JA}$ . Care must be taken to minimize parasitic capacitances at the input leads of high speed op amps as discussed in the Layout, Grounding, and Bypassing Considerations section.

Figure 2 shows the maximum safe power dissipation in the package versus the ambient temperature for the SOIC-8 (125°C/W), SC70 (210°C/W), and SOT-23-8 (160°C/W) packages on a JEDEC standard 4-layer board.  $\theta_{IA}$  values are approximations.

#### **OUTPUT SHORT CIRCUIT**

Shorting the output to ground or drawing excessive current for the AD8033/AD8034 will likely cause catastrophic failure.

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Outline	Branding Information
AD8033AR	−40°C to +85°C	8-Lead SOIC	R-8	
AD8033AR-REEL	−40°C to +85°C	8-Lead SOIC	R-8	
AD8033AR-REEL7	−40°C to +85°C	8-Lead SOIC	R-8	
AD8033AKS-REEL	−40°C to +85°C	5-Lead SC70	KS-5	H3B
AD8033AKS-REEL7	−40°C to +85°C	5-Lead SC70	KS-5	H3B
AD8034AR	–40°C to +85°C	8-Lead SOIC	R-8	
AD8034AR-REEL7	−40°C to +85°C	8-Lead SOIC	R-8	
AD8034AR-REEL	−40°C to +85°C	8-Lead SOIC	R-8	
AD8034ART-REEL	−40°C to +85°C	8-Lead SOT-23	RT-8	HZA
AD8034ART -REEL7	−40°C to +85°C	8-Lead SOT-23	RT-8	HZA

-5-


#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8033/AD8034 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




## **AD8033/AD8034—Typical Performance Characteristics**


Default Conditions:  $\pm 5$  V,  $C_L = 5$  pF,  $R_L = 1$  k $\Omega$ , Temperature = 25°C




TPC 1. Small Signal Frequency Response for Various Gains




TPC 2. Small Signal Frequency Response for Various Supplies (See Test Circuit 1)




TPC 3. Large Signal Frequency Response for Various Supplies (See Test Circuit 1)



TPC 4. Frequency Response for Various Output Amplitudes (See Test Circuit 2)




TPC 5. Small Signal Frequency Response for Various Supplies (See Test Circuit 2)




TPC 6. Large Signal Frequency Response for Various Supplies (See Test Circuit 2)


–6– REV. B




TPC 7. Small Signal Frequency Response for Various  $C_{LOAD}$  (See Test Circuit 1)




TPC 8. Small Signal Frequency Response for Various  $R_F/C_F$  (See Test Circuit 2)




TPC 9. Output Impedance vs. Frequency (See Test Circuits 4 and 7)



TPC 10. Small Signal Frequency Response for Various  $C_{LOAD}$  (See Test Circuit 2)




TPC 11. Small Signal Frequency Response for Various  $R_{LOAD}$  (See Test Circuit 2)




TPC 12. Open-Loop Response


REV. B -7-




TPC 13. Harmonic Distortion vs. Frequency for Various Loads (See Test Circuit 2)




TPC 14. Harmonic Distortion vs. Frequency for Various Supply Voltages (See Test Circuit 2)




TPC 15. Voltage Noise



TPC 16. Harmonic Distortion vs. Frequency for Various Gains




TPC 17. Harmonic Distortion vs. Frequency for Various Amplitudes (See Test Circuit 2),  $V_S = 24 \text{ V}$ 




TPC 18. Capacitive Load vs. Percent Overshoot G = +1 (See Test Circuit 1)


–8– REV. B




TPC 19. Small Signal Transient Response 5 V (See Test Circuit 1)




TPC 20. Large Signal Transient Response G = +1 (See Test Circuit 1)




TPC 21. Output Overdrive Recovery (See Test Circuit 3)



TPC 22. Small Signal Transient Response  $\pm 5 V$  (See Test Circuit 1)




TPC 23. Large Signal Transient Response G = +2 (See Test Circuit 2)




TPC 24. Input Overdrive Recovery (See Test Circuit 1)


REV. B –9–




TPC 25. Long-Term Settling Time




TPC 26. I<sub>b</sub> vs. Temperature




TPC 27. Input Bias Current vs. Common-Mode Voltage Range



TPC 28. 0.1% Short-Term Settling Time




TPC 29. Quiescent Supply Current vs. Temperature for Various Supply Voltages




TPC 30. Input Offset Voltage vs. Common-Mode Voltage


-10- REV. B




TPC 31. CMRR vs. Frequency (See Test Circuit 7)




TPC 32. Output Saturation Voltage vs. Load Current




TPC 33. PSRR vs. Frequency (See Test Circuits 6 and 8)



TPC 34. Open-Loop Gain vs. Output Voltage for Various  $R_{LOAD}$ 




TPC 35. Crosstalk (See Test Circuit 9)




TPC 36. Initial Offset

REV. B –11–




TPC 37. G = +1 Response  $V_S = \pm 5$  V




TPC 38. G = +2 Response  $V_S = \pm 5$  V


## **Test Circuits**




Test Circuit 1. G = +1




Test Circuit 2. G = +2



Test Circuit 3. G = -1




Test Circuit 4. Output Impedance G = +1




Test Circuit 5. Output Impedance G = +2


-12- REV. B




Test Circuit 6. Positive PSRR



Test Circuit 7. CMRR



Test Circuit 8. Negative PSRR



Test Circuit 9. Crosstalk

REV. B -13-

#### THEORY OF OPERATION

The incorporation of JFET devices into Analog Devices' high voltage XFCB process has given the performance ability to design the AD8033/AD8034. The AD8033/AD8034 are voltage feedback rail-to-rail output amplifiers with FET inputs and a bipolar-enhanced common-mode input range. The use of JFET devices in high speed amplifiers extends the application space into both low input bias current as well as low distortion high bandwidth areas.

Using N-channel JFETs and a folded cascade input topology, the common-mode input level operates from 0.2 V below the negative rail to within 3.0 V of the positive rail. Cascading of the input stage ensures low input bias current over the entire common-mode range as well as CMRR and PSRR specifications that are above 90 dB. Additionally, long-term settling issues that normally occur with high supply voltages are minimized as a result of the cascading.

#### Output Stage Drive and Capacitive Load Drive

The common emitter output stage adds rail-to-rail output performance and is compensated to drive 35 pF (30% overshoot  $G=\pm 1$ ). Additional capacitance can be driven if a small snub resistor is put in series with the capacitive load, effectively decoupling the load from the output stage, as shown in TPC 7. The output stage can source and sink 20 mA of current within 500 mV of the supply rails and 1 mA within 100 mV of the supply rails.

#### **Input Overdrive**

An additional feature of the AD8033/AD8034 is a bipolar input pair that adds rail-to-rail common-mode input performance specifically for applications that cannot tolerate phase inversion problems.

Under normal common-mode operation, the bipolar input pair is kept reversed, maintaining  $I_b$  at less than 1 pA. When the input common mode comes within 3.0 V of the positive supply rail, I1 turns off and I4 turns on, supplying tail current to the

bipolar pair Q25 and Q27. With this configuration, the inputs can be driven beyond the positive supply rail without any phase inversion (see Figure 3).

As a result of entering the bipolar mode of operation, an offset and input bias current shift will occur. See TPCs 27 and 30. After re-entering the JFET common-mode range, the amplifier will recover in approximately 100 ns (refer to TPC 24 for input overload behavior). Above and below the supply rails, ESD protection diodes activate, resulting in an exponentially increasing input bias current. If the inputs are to be driven well beyond the rails, series input resistance should be included to limit the input bias current to less than 10 mA.

#### Input Impedance

The input capacitance of the AD8033/AD8034 will form a pole with the feedback network, resulting in peaking and ringing in the overall response. The equivalent impedance of the feedback network should be kept small enough to ensure that the parasitic pole falls well beyond the –3 dB bandwidth of the gain configuration being used. If larger impedance values are desired, the amplifier can be compensated by placing a small capacitor in parallel with the feedback resistor. TPC 8 shows the improvement in frequency response by including a small feedback capacitor with high feedback resistance values.

#### **Thermal Considerations**

Because the AD8034 operates at up to  $\pm 12$  V supplies in the small SOT-23-8 package ( $160^{\circ}$ C/W), power dissipation can easily exceed package limitations, resulting in permanent shifts in device characteristics and even failure. Likewise, high supply voltages can cause an increase in junction temperature even with light loads, resulting in an input bias current and offset drift penalty. The input bias current will double for every  $10^{\circ}$ C shown in TPC 26. Refer to the Maximum Power Dissipation section for an estimation of die temperature based on load and supply voltage.




Figure 3. Simplified AD8033/AD8034 Input Stage

## LAYOUT, GROUNDING, AND BYPASSING CONSIDERATIONS

#### **Bypassing**

Power supply pins are actually inputs, and care must be taken so that a noise-free stable dc voltage is applied. The purpose of bypass capacitors is to create low impedances from the supply to ground at all frequencies, thereby shunting or filtering a majority of the noise. Decoupling schemes are designed to minimize the bypassing impedance at all frequencies with a parallel combination of capacitors. 0.01  $\mu F$  or 0.001  $\mu F$  (X7R or NPO) chip capacitors are critical and should be placed as close as possible to the amplifier package. Larger chip capacitors, such as the 0.1  $\mu F$  capacitor, can be shared among a few closely spaced active components in the same signal path. The 10  $\mu F$  tantalum capacitor is less critical for high frequency bypassing, and in most cases, only one per board is needed at the supply inputs.

#### Grounding

A ground plane layer is important in densely packed PC boards in order to spread the current, thereby minimizing parasitic inductances. However, an understanding of where the current flows in a circuit is critical to implementing effective high speed circuit design. The length of the current path is directly proportional to the magnitude of the parasitic inductances, and thus the high frequency impedance of the path. High speed currents in an inductive ground return will create unwanted voltage noise. The length of the high frequency bypass capacitor leads is most critical. A parasitic inductance in the bypass grounding will work against the low impedance created by the bypass capacitor. Place the ground leads of the bypass capacitors at the same physical location.

Because load currents flow from the supplies as well, the ground for the load impedance should be at the same physical location as the bypass capacitor grounds. For the larger value capacitors that are intended to be effective at lower frequencies, the current return path distance is less critical.

#### **Leakage Currents**

Poor PC board layout, contaminants, and the board insulator material can create leakage currents that are much larger than the input bias currents of the AD8033/AD8034. Any voltage differential between the inputs and nearby runs will set up leakage currents through the PC board insulator, for example, 1 V/100 G $\Omega$  = 10 pA. Similarly, any contaminants on the board can create significant leakage (skin oils are a common problem). To significantly reduce leakages, put a guard ring (shield) around the inputs and input

leads that are driven to the same voltage potential as the inputs. This way there is no voltage potential between the inputs and surrounding area to set up any leakage currents. For the guard ring to be completely effective, it must be driven by a relatively low impedance source and should completely surround the input leads on all sides, above, and below using a multilayer board.

Another effect that can cause leakage currents is the charge absorption of the insulator material itself. Minimizing the amount of material between the input leads and the guard ring will help to reduce the absorption. Also, low absorption materials such as Teflon® or ceramic may be necessary in some instances.

#### **Input Capacitance**

Along with bypassing and ground, high speed amplifiers can be sensitive to parasitic capacitance between the inputs and ground. A few pF of capacitance will reduce the input impedance at high frequencies, in turn increasing the amplifiers' gain and causing peaking of the overall response or even oscillations if severe enough. It is recommended that the external passive components that are connected to the input pins be placed as close as possible to the inputs to avoid parasitic capacitance. The ground and power planes must be kept at a distance of at least 0.05 mm from the input pins on all layers of the board.

#### **APPLICATIONS**

#### **High Speed Peak Detector**

The low input bias current and high bandwidth of the AD8033/AD8034 make the parts ideal for a fast settling, low leakage peak detector. The classic fast-low leakage topology with a diode in the output is limited to 1.4 V p-p max in the case of the AD8033/AD8034 because of the protection diodes across the inputs, as depicted in Figure 4.




Figure 4. High Speed Peak Detector with Limited Input Range

Using the AD8033/AD8034, a unity gain peak detector can be constructed that will capture a 300 ns pulse while still taking advantage of the AD8033/AD8034's low input bias current and wide common-mode input range, as shown in Figure 5.

Using two amplifiers, the difference between the peak and the current input level is forced across R2 instead of either amplifier's input pins. In the event of a rising pulse, the first amplifier compensates for the drop across D2 and D3, forcing the voltage at Node 3 equal to Node 1. D1 is off and the voltage drop across R2 is zero. Capacitor C3 speeds up the loop by providing the charge required by the first amplifier's input capacitance, helping to maintain a minimal voltage drop across R2 in the sampling mode. A negative going edge results in D2 and D3 turning off and D1 turning on, closing the loop around the first amplifier and forcing  $V_{\rm OUT}-V_{\rm IN}$  across R2. R4 makes the voltage across D2 zero, minimizing leakage current and kickback from D3 from affecting the voltage across C2.

The rate of the incoming edge must be limited so that the output of the first amplifier does not overshoot the peak value of  $V_{\rm IN}$  before the second amplifier's output can provide negative feedback at the first amplifier's summing junction. This is accomplished with the combination of R1 and C1, which allows the voltage at Node 1 to settle to 0.1% of  $V_{\rm IN}$  in 270 ns. The selection of C2 and R3 is made by considering droop rate, settling time, and kickback. R3 prevents overshoot from occurring at Node 3. The time constants of R1, C1 and R3, C2 are roughly equal to achieve the best performance. Slower time constants can be selected by increasing C2 to minimize droop rate and kickback at the cost of increased settling time. R1 and C1 should also be increased to match, reducing the incoming pulse's effect on kickback.




Figure 6. Peak Detector Response 4 V 300 ns Pulse

Figure 6 shows the peak detector in Figure 5 capturing a 300 ns 4 V pulse with 10 mV of kickback and a droop rate of 5 V/s. For larger peak-peak pulses, the time constants of R1, C1 and R3, C3 should be increased to reduce overshoot. The best droop rate will occur by isolating parasitic resistances from Node 3. This can be accomplished using a guard band connected to the output of the second amplifier that surrounds its summing junction (Node 3).

Increasing both time constants by a factor of 3 permits a larger peak pulse to be captured and increases the output accuracy.




Figure 5. High Speed Unity Gain Peak Detector Using AD8034

–16– REV. B




Figure 7. Peak Detector Response 5 V 1 μs Pulse

Figure 7 shows a 5 V peak pulse being captured in 1  $\mu$ s with less than 1 mV of kickback. With this selection of time constants, up to a 20 V peak pulse can be captured with no overshoot.

#### **Active Filters**

The response of an active filter varies greatly depending on the performance of the active device. Open-loop bandwidth and gain, along with the order of the filter, will determine stop-band attenuation as well as the maximum cutoff frequency, while input capacitance can set a limit on which passive components are used. Topologies for active filters are varied, and some are more dependent on the performance of the active device than others.

The Sallen-Key topology is the least dependent on the active device, requiring that the bandwidth be flat to beyond the stopband frequency since it is used simply as a gain block. In the case of high Q filter stages, the peaking must not exceed the open-loop bandwidth and linear input range of the amplifier.

Using an AD8033/AD8034, a four-pole cascaded Sallen-Key filter can be constructed with  $f_C$  = 1 MHz and over 80 dB of stop-band attenuation, as shown in Figure 8.




Figure 8. Four-Pole Cascade Sallen-Key Filter

Component values are selected using a normalized cascaded two-stage Butterworth filter table and Sallen-Key two-pole active filter equations. The overall frequency response is shown in Figure 9.




Figure 9. Four-Pole Cascade Sallen-Key Filter Response

The common-mode input capacitance should be considered in the component selection.

Filter cutoff frequencies can be increased beyond 1 MHz using the AD8033/AD8034, but limited open-loop gain and input impedance begin to interfere with the higher Q stages. This can cause early roll-off of the overall response.

Additionally, the stop-band attenuation will decrease with decreasing open-loop gain.

Keeping these limitations in mind, a two-pole Sallen-Key Butterworth filter with  $f_C = 4$  MHz can be constructed that has a relatively low Q of 0.707 while still maintaining 15 dB of attenuation an octave above  $f_C$  and 35 dB of stop-band attenuation. The filter and response are shown in Figures 10 and 11, respectively.




Figure 10. Two-Pole Butterworth Active Filter




Figure 11. Two-Pole Butterworth Active Filter Response

#### Wideband Photodiode Preamp

Figure 12 shows an I/V converter with an electrical model of a photodiode.

The basic transfer function is

$$V_{OUT} = \frac{I_{PHOTO} \times R_F}{1 + sC_F R_F}$$

where  $I_{PHOTO}$  is the output current of the photodiode, and the parallel combination of  $R_F$  and  $C_F$  sets the signal bandwidth.

The stable bandwidth attainable with this preamp is a function of  $R_F$ , the gain bandwidth product of the amplifier, and the total capacitance at the amplifier's summing junction, including  $C_S$  and the amplifier input capacitance.  $R_F$  and the total capacitance produce a pole in the amplifier's loop transmission that can result in peaking and instability. Adding  $C_F$  creates a zero in the loop transmission that compensates for the pole's effect and reduces the signal bandwidth. It can be shown that the signal bandwidth resulting in a  $45^\circ$  phase margin  $(f_{(45)})$  is defined by the expression

$$f_{(45)} = \sqrt{\frac{f_{CR}}{2\pi \times R_F \times C_S}}$$

 $f_{CR}$  is the amplifier crossover frequency.

 $R_F$  is the feedback resistor.

 $C_S$  is the total capacitance at the amplifier summing junction (amplifier + photodiode + board parasitics).

The value of  $C_F$  that produces  $f_{(45)}$  can be shown to be

$$C_F = \sqrt{\frac{C_S}{2\pi \times R_F \times f_{CR}}}$$

The frequency response in this case will show about 2 dB of peaking and 15% overshoot. Doubling  $C_F$  and cutting the bandwidth in half will result in a flat frequency response, with about 5% transient overshoot.

The preamp's output noise over frequency is shown in Figure 13.

The pole in the loop transmission translates to a zero in the amplifier's noise gain, leading to an amplification of the input voltage noise over frequency. The loop transmission zero introduced by  $C_F$  limits the amplification. The noise gain's bandwidth extends past the preamp signal bandwidth and

is eventually rolled off by the decreasing loop gain of the amplifier. Keeping the input terminal impedances matched is recommended to eliminate common-mode noise peaking effects that will add to the output noise.

Integrating the square of the output voltage noise spectral density over frequency and then taking the square root results in the total rms output noise of the preamp.




Figure 12. Wideband Photodiode Preamp





Figure 13. Photodiode Voltage Noise Contributions

#### **OUTLINE DIMENSIONS**

#### 8-Lead Standard Small Outline Package [SOIC] Narrow Body

(R-8)


Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

## 8-Lead Small Outline Transistor Package [SOT-23] (RT-8)


Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-178BA

## 5-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-5)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-203AA

REV. B –19–

## **Revision History**

Location Page
2/03—Data Sheet changed from REV. A to REV. B.
Changes to FEATURES
Changes to CONNECTION DIAGRAMS
Changes to SPECIFICATIONS
Changes to ABSOLUTE MAXIMUM RATINGS
Replaced TPC 31
Changes to TPC 35
Changes to Test Circuit 3
Updated OUTLINE DIMENSIONS
8/02—Data Sheet changed from REV. 0 to REV. A.
Added AD8033
$V_{OUT}$ = 2 V p-p deleted from Default Conditions
Added SOIC-8 (R) and SC70 (KS)
Edits to GENERAL DESCRIPTION section
Changes to SPECIFICATIONS
New Figure 2
Edits to MAXIMUM POWER DISSIPATION section
Changes to ORDERING GUIDE5
Change to TPC 3
Change to TPC 6
Change to TPC 9
New TPC 16
New TPC 17
New TPC 31
New TPC 35
New Test Circuit 9
SC70 (KS) package added