5 V, Serial-Input Voltage-Output, 16-Bit DACs

FEATURES
Full 16-Bit Performance
5 V Single Supply Operation
Low Power
Short Settling Time
Unbuffered Voltage Output Capable of Driving $\mathbf{6 0} \mathbf{k} \Omega$
Loads Directly
SPITM/QSPITM/MICROWIRE
Standards
Power-On Reset Clears DAC Output to 0 V (Unipolar
Mode)
Schmitt Trigger Inputs for Direct Optocoupler Interface
APPLICATIONS
Digital Gain and Offset Adjustment
Automatic Test Equipment
Data Acquisition Systems
Industrial Process Control

## GENERAL DESCRIPTION

The AD5541 and AD5542 are single, 16-bit, serial input, voltage output DACs that operate from a single $5 \mathrm{~V} \pm 10 \%$ supply.
The AD5541 and AD5542 utilize a versatile 3-wire interface that is compatible with SPI, QSPI, MICROWIRE, and DSP interface standards.

These DACs provide 16-bit performance without any adjustments. The DAC output is unbuffered, which reduces power consumption and offset errors contributed to by an output buffer.
The AD5542 can be operated in bipolar mode generating a $\pm \mathrm{V}_{\text {REF }}$ output swing. The AD5542 also includes Kelvin sense connections for the reference and analog ground pins to reduce layout sensitivity.
The AD5541 and AD5542 are available in an SO package.

FUNCTIONAL BLOCK DIAGRAMS


## PRODUCT HIGHLIGHTS

1. Single Supply Operation.

The AD5541 and AD5542 are fully specified and guaranteed for a single $5 \mathrm{~V} \pm 10 \%$ supply.
2. Low Power Consumption.

These parts consume typically 1.5 mW with a 5 V supply.
3. 3-Wire Serial Interface.
4. Unbuffered output capable of driving $60 \mathrm{k} \Omega$ loads.

This reduces power consumption as there is no internal buffer to drive.
5. Power-On Reset circuitry.

# AD5541/AD5542_SDFG/FAGATANG $\left(V_{D D}=5 \mathrm{~V} \pm 10 \%, V_{R E F}=2.5 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}\right.$. All specifications 

| Parameter | Min | Typ | Max | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> Resolution <br> Relative Accuracy, INL <br> Differential Nonlinearity <br> Gain Error <br> Gain Error Temperature Coefficient <br> Zero Code Error <br> Zero Code Temperature Coefficient AD5542 <br> Bipolar Resistor Matching <br> Bipolar Zero Offset Error <br> Bipolar Zero Temperature Coefficient | 16 | $\begin{aligned} & \pm 0.5 \\ & \pm 0.5 \\ & \pm 0.5 \\ & \pm 0.5 \\ & -1.5 \\ & \pm 0.1 \\ & 0.3 \\ & \pm 0.05 \\ & 1.000 \\ & \pm 0.0015 \\ & \pm 1 \\ & \pm 0.2 \end{aligned}$ | $\begin{aligned} & \pm 1.0 \\ & \pm 2.0 \\ & \pm 4.0 \\ & \pm 1.0 \\ & \pm 1.5 \\ & \pm 5 \\ & \pm 7 \\ & \pm 1 \\ & \pm 2 \\ & \\ & \pm 0.0076 \\ & \pm 5 \\ & \pm 7 \end{aligned}$ | Bits LSB LSB LSB LSB LSB LSB LSB ppm $/{ }^{\circ} \mathrm{C}$ LSB LSB ppm $/{ }^{\circ} \mathrm{C}$ $\Omega / \Omega$ $\%$ LSB LSB ppm $/{ }^{\circ} \mathrm{C}$ | L, C Grades <br> B, J Grades <br> A Grade <br> Guaranteed Monotonic <br> J Grade $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> $\mathrm{R}_{\mathrm{FB}} / \mathrm{R}_{\mathrm{INV}}$, Typically $\mathrm{R}_{\mathrm{FB}}=\mathrm{R}_{\mathrm{INV}}=28 \mathrm{k} \Omega$ Ratio Error $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| OUTPUT CHARACTERISTICS <br> Output Voltage Range <br> Output Voltage Settling Time Slew Rate <br> Digital-to-Analog Glitch Impulse Digital Feedthrough DAC Output Impedance Power Supply Rejection Ratio | $\begin{aligned} & 0 \\ & -V_{\mathrm{REF}} \end{aligned}$ | 1 <br> 25 <br> 10 <br> 10 $6.25$ | $\begin{aligned} & \mathrm{V}_{\mathrm{REF}}-1 \mathrm{LSB} \\ & \mathrm{~V}_{\mathrm{REF}}-1 \mathrm{LSB} \end{aligned}$ $\pm 1.0$ | V <br> V <br> $\mu \mathrm{s}$ <br> V/ $\mu \mathrm{s}$ <br> nV-s <br> nV-s <br> $\mathrm{k} \Omega$ <br> LSB | Unipolar Operation AD5542 Bipolar Operation to $1 / 2 \mathrm{LSB}$ of $\mathrm{FS}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$, Measured from $0 \%$ to $63 \%$ 1 LSB Change Around the Major Carry All 1s Loaded to DAC, $\mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}$ Tolerance Typically 20\% $\Delta \mathrm{V}_{\mathrm{DD}} \pm 10 \%$ |
| DAC REFERENCE INPUT Reference Input Range Reference Input Resistance ${ }^{2}$ | $\begin{aligned} & 2.0 \\ & 9 \\ & 7.5 \end{aligned}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ | Unipolar Operation AD5542, Bipolar Operation |
| LOGIC INPUTS <br> Input Current <br> $\mathrm{V}_{\text {INL }}$, Input Low Voltage $\mathrm{V}_{\text {INH }}$, Input High Voltage Input Capacitance ${ }^{3}$ Hysteresis Voltage ${ }^{3}$ | 2.4 | 0.4 | $\begin{aligned} & \pm 1 \\ & 0.8 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{pF} \\ & \mathrm{~V} \end{aligned}$ |  |
| REFERENCE <br> Reference - 3 dB Bandwidth Reference Feedthrough Signal-to-Noise Ratio Reference Input Capacitance |  | $\begin{aligned} & 1.3 \\ & 1 \\ & 92 \\ & 75 \\ & 120 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{mV} \mathrm{p}-\mathrm{p} \\ & \mathrm{~dB} \\ & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ | All 1s Loaded <br> All 0s Loaded, $\mathrm{V}_{\text {REF }}=1 \mathrm{~V}$ p-p at 100 kHz <br> Code 0000 Hex <br> Code FFFF Hex |
| POWER REQUIREMENTS <br> $V_{D D}$ <br> $\mathrm{I}_{\mathrm{DD}}$ <br> Power Dissipation | 4.50 | $\begin{aligned} & 0.3 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 5.50 \\ & 1.1 \\ & 6.05 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \\ & \mathrm{~mW} \end{aligned}$ |  |

NOTES
${ }^{1}$ Temperature ranges are as follows: A, B, C Versions: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} . \mathrm{J}, \mathrm{L}$ Versions: $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.
${ }^{2}$ Reference input resistance is code-dependent, minimum at 8555 hex.
${ }^{3}$ Guaranteed by design, not subject to production test.
Specifications subject to change without notice.

## TIMING CHARACTERISTICS ${ }^{1,2} \underset{\text { otherwise noted. })}{\left(\mathrm{V}_{\text {D }}=5 \mathrm{~V} \pm 5 \%\right.}, \mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}$, AGND $=\mathrm{DGND}=0 \mathrm{~V}$. All specifications $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAx }}$ unless

| Parameter | Limit at $\mathrm{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}$ All Versions | Unit | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCLK }}$ | 25 | MHz max | SCLK Cycle Frequency |
| $\mathrm{t}_{1}$ | 40 | $n \mathrm{nmin}$ | SCLK Cycle Time |
| $\mathrm{t}_{2}$ | 20 | ns min | SCLK High Time |
| $\mathrm{t}_{3}$ | 20 | $n \mathrm{nmin}$ | SCLK Low Time |
| $\mathrm{t}_{4}$ | 15 | ns min | $\overline{\mathrm{CS}}$ Low to SCLK High Setup |
| $\mathrm{t}_{5}$ | 15 | $n s \min$ | $\overline{\mathrm{CS}}$ High to SCLK High Setup |
| $\mathrm{t}_{6}$ | 35 | $n s \min$ | SCLK High to $\overline{\mathrm{CS}}$ Low Hold Time |
| $\mathrm{t}_{7}$ | 20 | ns min | SCLK High to $\overline{\mathrm{CS}}$ High Hold Time |
| $\mathrm{t}_{8}$ | 15 | $n s \min$ | Data Setup Time |
| $\mathrm{t}_{9}$ | 0 | $n s \min$ | Data Hold Time |
| $\mathrm{t}_{10}$ | 30 | ns min | LDAC Pulsewidth |
| $\mathrm{t}_{11}$ | 30 | $n s \min$ | $\overline{\text { CS }}$ High to $\overline{\text { LDAC }}$ Low Setup |
| $\mathrm{t}_{12}$ | 30 | ns min | $\overline{\mathrm{CS}}$ High Time Between Active Periods |

## NOTES

${ }^{1}$ Guaranteed by design. Not production tested.
${ }^{2}$ Sample tested during initial release and after any redesign or process change that may affect this parameter. All input signals are measured with $\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}(10 \%$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ and timed from a voltage level of $\left(\mathrm{V}_{\mathrm{IL}}+\mathrm{V}_{\mathrm{IH}}\right) / 2$.
Specifications subject to change without notice.


Figure 1. Timing Diagram

## AD5541/AD5542

## ABSOLUTE MAXIMUM RATINGS*

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted)
$\mathrm{V}_{\mathrm{DD}}$ to AGND . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +6 V
Digital Input Voltage to DGND . . . . . -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
$\mathrm{V}_{\text {OUT }}$ to AGND . . . . . . . . . . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
AGND, AGNDF, AGNDS to DGND . . . . . -0.3 V to +0.3 V
Input Current to Any Pin Except Supplies . . . . . . . . $\pm 10 \mathrm{~mA}$
Operating Temperature Range
Industrial (A, B, C Versions) . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Commercial (J, L Versions) . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

| Maximum Junction Temperature, ( $\mathrm{T}_{\mathrm{J}} \mathrm{max}$ ) |  |
| :---: | :---: |
| Package Power Dissipation | $\left(\mathrm{T}_{\mathrm{J}} \mathrm{max}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$ |
| Thermal Impedance $\theta_{\text {JA }}$ |  |
| SOIC (SO-8) | $149.5{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| SOIC (R-14) | $104.5{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature, Soldering |  |
| Vapor Phase (60 sec) | $215^{\circ} \mathrm{C}$ |
| Infrared (15 sec) | $220^{\circ}$ |

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

| Model | INL | DNL | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- | :--- | :--- |
| AD5541 CR | $\pm 1 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Lead Small Outline IC | SO-8 |
| AD5541LR | $\pm 1 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8 -Lead Small Outline IC | SO-8 |
| AD5541BR | $\pm 2 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Lead Small Outline IC | SO-8 |
| AD5541JR | $\pm 2 \mathrm{LSB}$ | $\pm 1.5 \mathrm{LSB}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 8 -Lead Small Outline IC | SO-8 |
| AD5541AR | $\pm 4 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 -Lead Small Outline IC | SO-8 |
| AD5542CR | $\pm 1 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -Lead Small Outline IC | R-14 |
| AD5542LR | $\pm 1 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 14 -Lead Small Outline IC | R-14 |
| AD5542BR | $\pm 2 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -Lead Small Outline IC | R-14 |
| AD5542JR | $\pm 2 \mathrm{LSB}$ | $\pm 1.5 \mathrm{LSB}$ | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | 14 -Lead Small Outline IC | R-14 |
| AD5542AR | $\pm 4 \mathrm{LSB}$ | $\pm 1 \mathrm{LSB}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 -Lead Small Outline IC | $\mathrm{R}-14$ |

Die Size $=80 \times 139=11,120 \mathrm{sq}$ mil; Number of Transistors $=1,230$.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5541/AD5542 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## AD5541 PIN FUNCTION DESCRIPTIONS

| Mnemonic | Pin No. | Description |
| :--- | :--- | :--- |
| VOUT | 1 | 2 |
| AGND | 3 | Analog Output Voltage from the DAC. <br> GEF |
| $\overline{\text { Ground Reference Point for Analog Circuitry. }}$ | This is the voltage reference input for the DAC. Connect to external 2.5 V reference. <br> Reference can range from 2 V to VD. |  |
| SCLK | 6 | This is a logic input signal. The chip select signal is used to frame the serial data input. <br> Clock Input. Data is clocked into the input register on the rising edge of SCLK. Duty cycle <br> must be between 40\% and $60 \%$. |
| DIN | 7 | Serial Data Input. This device accepts 16-bit words. Data is clocked into the input register on <br> the rising edge of SCLK. <br> Digital Ground. Ground reference for digital circuitry. <br> Analog Supply Voltage, $5 \mathrm{~V} \pm 10 \%$. |
| DGND | 8 |  |

## AD5541 PIN CONFIGURATION SOIC



## AD5542 PIN CONFIGURATION SOIC



## AD5542 PIN FUNCTION DESCRIPTIONS

| Mnemonic | Pin No. | Description |
| :---: | :---: | :---: |
| RFB | 1 | Feedback Resistor. In bipolar mode connect this pin to external op amp output. |
| $\mathrm{V}_{\text {OUT }}$ | 2 | Analog Output Voltage from the DAC. |
| AGNDF | 3 | Ground Reference Point for Analog Circuitry (Force). |
| AGNDS | 4 | Ground Reference Point for Analog Circuitry (Sense). |
| REFS | 5 | This is the voltage reference input (sense) for the DAC. Connect to external 2.5 V reference. Reference can range from 2 V to $\mathrm{V}_{\mathrm{DD}}$. |
| REFF | 6 | This is the voltage reference input (force) for the DAC. Connect to external 2.5 V reference. Reference can range from 2 V to $\mathrm{V}_{\mathrm{DD}}$. |
| $\overline{\mathrm{CS}}$ | 7 | This is a logic input signal. The chip select signal is used to frame the serial data input. |
| SCLK | 8 | Clock input. Data is clocked into the input register on the rising edge of SCLK. Duty cycle must be between $40 \%$ and $60 \%$. |
| NC | 9 | No Connect. |
| DIN | 10 | Serial Data Input. This device accepts 16 -bit words. Data is clocked into the input register on the rising edge of SCLK. |
| $\overline{\text { LDAC }}$ | 11 | $\overline{\text { LDAC }}$ Input. When this input is taken low, the DAC register is simultaneously updated with the contents of the input register. |
| DGND | 12 | Digital Ground. Ground reference for digital circuitry. |
| INV | 13 | Connected to the Internal Scaling Resistors of the DAC. Connect INV pin to external op amps inverting input in bipolar mode. |
| $\mathrm{V}_{\mathrm{DD}}$ | 14 | Analog Supply Voltage, $5 \mathrm{~V} \pm 10 \%$. |

## AD5541/AD5542

## TERMINOLOGY

## Relative Accuracy

For the DAC, relative accuracy or integral nonlinearity (INL) is a measure of the maximum deviation, in LSBs, from a straight line passing through the endpoints of the DAC transfer function. A typical INL versus code plot can be seen in Figure 2.

## Differential Nonlinearity

Differential nonlinearity is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB maximum ensures monotonicity. Figure 3 illustrates a typical DNL versus code plot.

## Gain Error

Gain error is the difference between the actual and ideal analog output range, expressed as a percent of the full-scale range. It is the deviation in slope of the DAC transfer characteristic from ideal.

## Gain Error Temperature Coefficient

This is a measure of the change in gain error with changes in temperature. It is expressed in $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$.

## Zero Code Error

Zero code error is a measure of the output error when zero code is loaded to the DAC register.

## Zero Code Temperature Coefficient

This is a measure of the change in zero code error with a change in temperature. It is expressed in $\mathrm{mV} /{ }^{\circ} \mathrm{C}$.

## Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nV -s and is measured when the digital input code is changed by 1 LSB at the major carry transition. A plot of the glitch impulse is shown in Figure 15.

## Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of the DAC from the digital inputs of the DAC, but is measured when the DAC output is not updated. $\overline{\mathrm{CS}}$ is held high, while the CLK and DIN signals are toggled. It is specified in nV -s and is measured with a full-scale code change on the data bus, i.e., from all 0 s to all 1 s and vice versa. A typical plot of digital feedthrough is shown in Figure 14.

## Power Supply Rejection Ratio

This specification indicates how the output of the DAC is affected by changes in the power supply voltage. Power-supply rejection ratio is quoted in terms of $\%$ change in output per $\%$ change in $\mathrm{V}_{\mathrm{DD}}$ for full-scale output of the DAC . $\mathrm{V}_{\mathrm{DD}}$ is varied by $\pm 10 \%$.

## Reference Feedthrough

This is a measure of the feedthrough from the $\mathrm{V}_{\text {REF }}$ input to the DAC output when the DAC is loaded with all 0 s . A 100 kHz , 1 V p-p is applied to $\mathrm{V}_{\mathrm{REF}}$. Reference feedthrough is expressed in mV p-p.


Figure 2. Integral Nonlinearity vs. Code


Figure 3. Integral Nonlinearity vs. Temperature


Figure 4. Linearity Error vs. Supply Voltage


Figure 5. Differential Nonlinearity vs. Code


Figure 6. Differential Nonlinearity vs. Temperature


Figure 7. Linearity Error vs. Reference Voltage


Figure 8. Gain Error vs. Temperature


Figure 9. Supply Current vs. Temperature


Figure 10. Supply Current vs. Digital Input Voltage


Figure 11. Zero-Code Error vs. Temperature


Figure 12. Supply Current vs Reference Voltage or Supply Voltage


Figure 13. Reference Current vs. Code


Figure 14. Digital Feedthrough


Figure 15. Digital-to-Analog Glitch Impulse

## GENERAL DESCRIPTION

The AD5541/AD5542 are single, 16 -bit, serial input, voltage output DACs. They operate from a single supply ranging from 2.7 V to 5 V and consume typically 300 mA with a supply of 5 V . Data is written to these devices in a 16 -bit word format, via a 3- or 4-wire serial interface. To ensure a known power-up state, these parts were designed with a power-on reset function. In unipolar mode, the output is reset to 0 V , while in bipolar mode, the AD5542 output is set to $-\mathrm{V}_{\mathrm{REF}}$. Kelvin sense connections for the reference and analog ground are included on the AD5542.

## Digital-to-Analog Section

The DAC architecture consists of two matched DAC sections. A simplified circuit diagram is shown in Figure 18. The DAC architecture of the AD5541/AD5542 is segmented. The four MSBs of the 16 -bit data word are decoded to drive 15 switches, E1 to E15. Each of these switches connects one of 15 matched resistors to either AGND or $\mathrm{V}_{\text {REF }}$. The remaining 12 bits of the data word drive switches S0 to S11 of a 12-bit voltage mode R-2R ladder network.


Figure 18. DAC Architecture


Figure 16. Large Signal Settling Time


Figure 17. Small Signal Settling Time

With this type of DAC configuration, the output impedance is independent of code, while the input impedance seen by the reference is heavily code dependent. The output voltage is dependent on the reference voltage as shown in the following equation.

$$
V_{O U T}=\frac{V_{R E F} \times D}{2^{N}}
$$

where $D$ is the decimal data word loaded to the DAC register and $N$ is the resolution of the DAC. For a reference of 2.5 V , the equation simplifies to the following.

$$
V_{\text {OUT }}=\frac{2.5 \times D}{65,536}
$$

giving a $V_{\text {OUT }}$ of 1.25 V with midscale loaded, and 2.5 V with full-scale loaded to the DAC.

The LSB size is $\mathrm{V}_{\text {REF }} / 65,536$.

## Serial Interface

The AD5541 and AD5542 are controlled by a versatile 3-wire serial interface, which operates at clock rates up to 25 MHz and is compatible with SPI, QSPI, MICROWIRE, and DSP interface standards. The timing diagram can be seen in Figure 1. Input data is framed by the chip select input, $\overline{\mathrm{CS}}$. After a high-to-low transition on $\overline{\mathrm{CS}}$, data is shifted synchronously and latched into the input register on the rising edge of the serial clock, SCLK. Data is loaded MSB first in 16-bit words. After 16 data bits have been loaded into the serial input register, a low-to-high transition on $\overline{\mathrm{CS}}$ transfers the contents of the shift register to the DAC. Data can only be loaded to the part while $\overline{\mathrm{CS}}$ is low.

## AD5541/AD5542

The AD5542 has an $\overline{\mathrm{LDAC}}$ function that allows the DAC latch to be updated asynchronously by bringing $\overline{\text { LDAC }}$ low after $\overline{\mathrm{CS}}$ goes high. $\overline{\mathrm{LDAC}}$ should be maintained high while data is written to the shift register. Alternatively, $\overline{\mathrm{LDAC}}$ may be tied permanently low to update the DAC synchronously. With $\overline{\text { LDAC }}$ tied permanently low, the rising edge of $\overline{\mathrm{CS}}$ will load the data to the DAC.

## Unipolar Output Operation

These DACs are capable of driving unbuffered loads of $60 \mathrm{k} \Omega$. Unbuffered operation results in low-supply current, typically $300 \mu \mathrm{~A}$, and a low-offset error. The AD5541 provides a unipolar output swing ranging from 0 V to $\mathrm{V}_{\mathrm{REF}}$. The AD5542 can be configured to output both unipolar and bipolar voltages. Figure 19 shows a typical unipolar output voltage circuit. The code table for this mode of operation is shown in Table I.


Figure 19. Unipolar Output
Table I. Unipolar Code Table

| DAC Latch Contents <br> MSB |  |  |
| :--- | ---: | :--- |
| 1111111111111111 | LSB | Analog Output |
| 1000000000000000 | $\mathrm{~V}_{\mathrm{REF}} \times(65,535 / 65,536)$ |  |
| 0000000000000001 | $\mathrm{~V}_{\mathrm{REF}} \times(32,768 / 65,536)=1 / 2 \mathrm{~V}_{\mathrm{REF}}$ |  |
| 0000000000000000 | 0 V |  |

Assuming a perfect reference, the worst case output voltage may be calculated from the following equation.

Unipolar Mode Worst-Case Output

$$
V_{O U T-U N I}=\frac{D}{2^{16}} \times\left(V_{R E F}+V_{G E}\right)+V_{Z S E}+I N L
$$

where
$V_{\text {OUT-UNI }}=$ Unipolar Mode Worst-Case Output
$D \quad=$ Code Loaded to DAC
$V_{\text {REF }} \quad=$ Reference Voltage Applied to Part
$V_{G E} \quad=$ Gain Error in Volts
$V_{Z S E} \quad=$ Zero Scale Error in Volts
INL = Integral Nonlinearity in Volts

## Bipolar Output Operation

With the aid of an external op amp, the AD5542 may be configured to provide a bipolar voltage output. A typical circuit of such operation is shown in Figure 20. The matched bipolar offset resistors $\mathrm{R}_{\mathrm{FB}}$ and $\mathrm{R}_{\mathrm{INV}}$ are connected to an external op amp to achieve this bipolar output swing, typically $R_{F B}=R_{I N V}=28 \mathrm{k} \Omega$. Table II shows the transfer function for this output operating mode. Also provided on the AD5542 are a set of Kelvin connections to the analog ground inputs.


Figure 20. Bipolar Output (AD5542 Only)
Table II. Bipolar Code Table

| DAC Latch Contents <br> MSB | LSB |
| :--- | :--- |

Assuming a perfect reference, the worst-case bipolar output voltage may be calculated from the following equation.

Bipolar Mode Worst-Case Output

$$
V_{O U T-B I P}=\frac{\left[\left(V_{\text {OUT-UNI }}+V_{O S}\right)(2+R D)-V_{R E F}(1+R D)\right]}{1+(2+R D) / A}
$$

where
$V_{O S}=$ External Op Amp Input Offset Voltage
$R D=\mathrm{R}_{\mathrm{FB}}$ and $\mathrm{R}_{\mathrm{IN}}$ Resistor Matching Error
$A \quad=$ Op Amp Open-Loop Gain

## Output Amplifier Selection

For bipolar mode, a precision amplifier should be used, supplied from a dual power supply. This will provide the $\pm \mathrm{V}_{\mathrm{REF}}$ output. In a single-supply application, selection of a suitable op amp may be more difficult as the output swing of the amplifier does not usually include the negative rail, in this case AGND. This can result in some degradation of the specified performance unless the application does not use codes near zero.
The selected op amp needs to have very low-offset voltage, (the DAC LSB is $38 \mu \mathrm{~V}$ with a 2.5 V reference), to eliminate the need for output offset trims. Input bias current should also be very low as the bias current multiplied by the DAC output impedance (approximately 6 K ) will add to the zero code error. Rail-to-rail input and output performance is required. For fast settling, the slew rate of the op amp should not impede the settling time of the DAC. Output impedance of the DAC is constant and code-independent, but in order to minimize gain errors, the input impedance of the output amplifier should be as high as possible. The amplifier should also have a 3 dB bandwidth of 1 MHz or greater. The amplifier adds another time constant to the system, hence increasing the settling time of the output. A higher 3 dB amplifier bandwidth results in a shorter effective settling time of the combined DAC and amplifier.

## Force Sense Amplifier Selection

These amplifiers will be single-supply, low-noise amplifiers. A low-output impedance at high frequencies is preferred as they need to be able to handle dynamic currents of up to $\pm 20 \mathrm{~mA}$.

## Reference and Ground

As the input impedance is code-dependent, the reference pin should be driven from a low-impedance source. The AD5541/ AD5542 operates with a voltage reference ranging from 2 V to $\mathrm{V}_{\mathrm{DD}}$. References below 2 V will result in reduced accuracy. The DAC's full-scale output voltage is determined by the reference. Tables I and II outline the analog output voltage or particular digital codes. For optimum performance, Kelvin sense connections are provided on the AD5542.
If the application doesn't require separate force and sense lines, they should be tied together close to the package to minimize voltage drops between the package leads and the internal die.

## Power-On Reset

These parts have a power-on reset function to ensure the output is at a known state upon power-up. On power-up, the DAC register contains all zeros, until data is loaded from the serial register. However, the serial register is not cleared on power-up, so its contents are undefined. When loading data initially to the DAC, 16 bits or more should be loaded to prevent erroneous data appearing on the output. If more than 16 bits are loaded, the last 16 are kept, and if less than 16 are loaded, bits will remain from the previous word. If the AD5541/AD5542 needs to be interfaced with data shorter than 16 bits, the data should be padded with zeros at the LSBs.

## Power Supply and Reference Bypassing

For accurate high-resolution performance, it is recommended that the reference and supply pins be bypassed with a $10 \mu \mathrm{~F}$ tantalum capacitor in parallel with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.

## MICROPROCESSOR INTERFACING

Microprocessor interfacing to the AD5541/AD5542 is via a serial bus that uses standard protocol compatible with DSP processors and microcontrollers. The communications channel requires a 3-wire interface consisting of a clock signal, a data signal and a synchronization signal. The AD5541/AD5542 requires a 16-bit data word with data valid on the rising edge of SCLK. The DAC update may be done automatically when all the data is clocked in or it may be done under control of LDAC (AD5542 only).

## AD5541/AD5542-ADSP-2101/ADSP-2103 Interface

Figure 21 shows a serial interface between the AD5541/AD5542 and the ADSP-2101/ADSP-2103. The ADSP-2101/ADSP-2103 should be set to operate in the SPORT transmit alternate framing mode. The ADSP-2101/ADSP-2103 is programmed through the SPORT control register and should be configured as follows: Internal Clock Operation, Active Low Framing, 16-Bit Word Length. Transmission is initiated by writing a word to the Tx register after the SPORT has been enabled. As the data is clocked out on each rising edge of the serial clock, an inverter is required between the DSP and the DAC, because the AD5541/AD5542 clocks data in on the falling edge of the SCLK.

*ADDITIONAL PINS OMITTED FOR CLARITY.
$* * A D 542$
ONLY
*AD5542 ONLY
Figure 21. AD5541/AD5542 to ADSP-2101/ADSP-2103 Interface

## AD5541/AD5542 to 68HC11 Interface

Figure 22 shows a serial interface between the AD5541/AD5542 and the 68 HC 11 microcontroller. SCK of the 68 HC 11 drives the SCLK of the DAC, while the MOSI output drives the serial data lines SDIN. $\overline{\mathrm{C}} \overline{\mathrm{S}}$ signal is driven from one of the port lines. The 68 HC 11 is configured for master mode; MSTR $=1, \mathrm{CPOL}=0$, and CPHA $=0$. Data appearing on the MOSI output is valid on the rising edge of SCK.


Figure 22. AD5541/AD5542 to 68HC11/68L11 Interface

## AD5541/AD5542 to MICROWIRE Interface

Figure 23 shows an interface between the AD5541/AD5542 and any MICROWIRE-compatible device. Serial data is shifted out on the falling edge of the serial clock and into the AD5541/ AD5542 on the rising edge of the serial clock. No glue logic is required as the DAC clocks data into the input shift register on the rising edge.

*ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 23. AD5541/AD5542 to MICROWIRE Interface

## AD5541/AD5542 to 80C51/80L51 Interface

A serial interface between the AD5541/AD5542 and the 80C51/ 80L51 microcontroller is shown in Figure 24. TxD of the microcontroller drives the SCLK of the AD5541/AD5542, while RxD drives the serial data line of the DAC. P3.3 is a bit programmable pin on the serial port which is used to drive $\overline{\mathrm{CS}}$.
The 80C51/80L51 provides the LSB first, while the AD5541/ AD5542 expects the MSB of the 16 -bit word first. Care should be taken to ensure the transmit routine takes this into account.
When data is to be transmitted to the DAC, P3.3 is taken low. Data on RxD is valid on the falling edge of TxD , so the clock must be inverted as the DAC clocks data into the input shift register on the rising edge of the serial clock. The 80C51/80L51 transmits its data in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. As the DAC requires a 16-bit word, P3.3 must be left low after the first eight bits are transferred, and brought high after the second byte is transferred. $\overline{\mathrm{LDAC}}$ on the AD5542 may also be controlled by the $80 \mathrm{C} 51 / 80 \mathrm{~L} 51$ serial port output by using another bit programmable pin, P3.4.


$$
\begin{aligned}
& \text { *ADDITIONAL PINS OMITTED FOR CLARITY. } \\
& \text { **AD5542 ONLY }
\end{aligned}
$$

Figure 24. AD5541/AD5542 to 80C51/80L51 Interface

## AD5541/AD5542

## APPLICATIONS

## Optocoupler interface

The digital inputs of the AD5541/AD5542 are Schmitttriggered, so they can accept slow transitions on the digital input lines. This makes these parts ideal for industrial applications where it may be necessary that the DAC is isolated from the controller via optocouplers. Figure 25 illustrates such an interface.


Figure 25. AD5541/AD5542 in an Optocoupler Interface

## Decoding Multiple AD5541/AD5542s

The $\overline{\mathrm{CS}}$ pin of the AD5541/AD5542 can be used to select one of a number of DACs. All devices receive the same serial clock and serial data, but only one device will receive the $\overline{\mathrm{CS}}$ signal at any one time. The DAC addressed will be determined by the decoder. There will be some digital feedthrough from the digital input lines. Using a burst clock will minimize the effects of digital feedthrough on the analog signal channels. Figure 26 shows a typical circuit.


Figure 26. Addressing Multiple AD5541/AD5542s

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


14-Lead SO
(R-14)


