Current Output/ Serial Input, 16-14-Bit DAC

## FEATURES

16-Bit Resolution AD5543
14-Bit Resolution AD5553
$\pm 1$ LSB DNL
$\pm 2$ LSB INL for AD5543
$\pm 1$ LSB INL for AD5553
Low Noise $12 \mathrm{nV} / \sqrt{\mathrm{Hz}}$
Low Power, $I_{D D}=10 \mu A$
$0.5 \mu \mathrm{~s}$ Settling Time
40 Multiplying Reference-Input
2 mA Full-Scale Current $\pm 20 \%$, with $\mathrm{V}_{\text {REF }}=10 \mathrm{~V}$
Built-in RFB Facilitates Voltage Conversion
3-Wire Interface
Ultracompact MSOP-8 and SOIC-8 Packages
APPLICATIONS
Automatic Test Equipment
Instrumentation
Digitally Controlled Calibration
Industrial Control PLCs

## GENERAL DESCRIPTION

The AD5543/AD5553 are precision 16-/14-bit, low power, current output, small form factor digital-to-analog converters. They are designed to operate from a single 5 V supply with a $\pm 10 \mathrm{~V}$ multiplying reference.
The applied external reference $\mathrm{V}_{\text {REF }}$ determines the full-scale output current. An internal feedback resistor $\left(\mathrm{R}_{\mathrm{FB}}\right)$ facilitates the $\mathrm{R}-2 \mathrm{R}$ and temperature tracking for voltage conversion when combined with an external op amp.
A serial-data interface offers high speed, 3-wire microcontroller compatible inputs using serial data in (SDI), clock (CLK), and chip select ( $\overline{\mathrm{CS}}$ ).
The AD5543/AD5553 are packaged in ultracompact ( $3 \mathrm{~mm} \times 4.7 \mathrm{~mm}$ ) MSOP-8 and SOIC-8 packages.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1. Integral Nonlinearity Error


Figure 2. Reference Multiplying Bandwidth

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

## AD5543/AD5553-SPECIFICATIONS

FIFCTRICAL CHARACTERISTICS ( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=\operatorname{Virtual} \mathrm{GND}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=10 \mathrm{~V}$,
ELEGIRIGAL GHARACIERISTGS $\mathrm{T}_{\mathrm{A}}=$ Full operating temperature range, unless otherwise noted.)

| Parameter | Symbol | Condition | $5 \mathrm{~V} \pm 10 \%$ | Unit |
| :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE ${ }^{1}$ <br> Resolution <br> Relative Accuracy <br> Differential Nonlinearity <br> Output Leakage Current <br> Full-Scale Gain Error <br> Full-Scale Tempco ${ }^{2}$ | $\begin{aligned} & \mathrm{N} \\ & \mathrm{INL} \\ & \\ & \mathrm{DNL} \\ & \mathrm{I}_{\mathrm{OUT}} \\ & \\ & \mathrm{G}_{\mathrm{FSE}} \\ & \mathrm{TCV}_{\mathrm{FS}} \end{aligned}$ | $\begin{aligned} & 1 \mathrm{LSB}=\mathrm{V}_{\mathrm{REF}} / 2^{16}=153 \mu \mathrm{~V} \text { when } \mathrm{V}_{\mathrm{REF}}=10 \mathrm{~V} \text { AD } 5543 \\ & 1 \mathrm{LSB}=\mathrm{V}_{\mathrm{REF}} / 2^{14}=610 \mu \mathrm{~V} \text { when } \mathrm{V}_{\mathrm{REF}}=10 \mathrm{~V} \text { AD } 5553 \\ & \text { Grade: } \mathrm{AD} 5553 \mathrm{C} \\ & \text { Grade: } \mathrm{AD} 5543 \mathrm{~B} \\ & \text { Monotonic } \\ & \text { Data }=0000_{\mathrm{H}}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { Data }=0000_{\mathrm{H}}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{A}} \text { max } \\ & \text { Data }=\mathrm{FFFF}_{\mathrm{H}} \end{aligned}$ | $\begin{aligned} & 16 \\ & 14 \\ & \pm 1 \\ & \pm 2 \\ & \pm 1 \\ & 10 \\ & 20 \\ & \pm 1 / \pm 4 \\ & 1 \end{aligned}$ | Bits <br> Bits <br> LSB max <br> LSB max <br> LSB max <br> nA max <br> nA max <br> mV typ/max <br> ppm $/{ }^{\circ} \mathrm{C}$ typ |
| REFERENCE INPUT <br> $V_{\text {Ref }}$ Range Input Resistance Input Capacitance ${ }^{2}$ | $\mathrm{V}_{\text {REF }}$ <br> $\mathrm{R}_{\text {REF }}$ <br> $\mathrm{C}_{\text {REF }}$ |  | $\begin{aligned} & -15 /+15 \\ & 5 \\ & 5 \end{aligned}$ | V min/max $\mathrm{k} \Omega$ typ $^{3}$ pF typ |
| ANALOG OUTPUT <br> Output Current <br> Output Capacitance ${ }^{2}$ | $\mathrm{I}_{\text {OUT }}$ <br> $\mathrm{C}_{\text {OUT }}$ | Data $=\mathrm{FFFF}_{\mathrm{H}}$ for AD5543 <br> Data $=3 \mathrm{FFF}_{\mathrm{H}}$ for AD5553 <br> Code Dependent | $\begin{aligned} & 2 \\ & 200 \end{aligned}$ | mA typ <br> pF typ |
| LOGIC INPUTS AND OUTPUT <br> Logic Input Low Voltage Logic Input High Voltage Input Leakage Current Input Capacitance ${ }^{2}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{IL}} \\ & \mathrm{C}_{\mathrm{IL}} \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 2.4 \\ & 10 \\ & 10 \end{aligned}$ | V max <br> V min $\mu \mathrm{A}$ max pF max |
| INTERFACE TIMING ${ }^{2,4}$ <br> Clock Input Frequency Clock Width High Clock Width Low $\overline{\mathrm{CS}}$ to Clock Setup Clock to $\overline{\mathrm{CS}}$ Hold Data Setup Data Hold | $\mathrm{f}_{\text {CLK }}$ <br> $\mathrm{t}_{\mathrm{CH}}$ <br> $\mathrm{t}_{\mathrm{CL}}$ <br> $\mathrm{t}_{\mathrm{CSS}}$ <br> $t_{\mathrm{CSH}}$ <br> $\mathrm{t}_{\mathrm{DS}}$ <br> $\mathrm{t}_{\mathrm{DH}}$ |  | $\begin{aligned} & 50 \\ & 10 \\ & 10 \\ & 0 \\ & 10 \\ & 5 \\ & 10 \end{aligned}$ | MHz <br> ns min ns min ns min ns min ns min ns min |
| SUPPLY CHARACTERISTICS <br> Power Supply Range Positive Supply Current Power Dissipation Power Supply Sensitivity | $V_{\text {DD Range }}$ <br> $\mathrm{I}_{\mathrm{DD}}$ <br> $\mathrm{P}_{\text {DISS }}$ <br> $\mathrm{P}_{\mathrm{SS}}$ | $\begin{aligned} & \text { Logic Inputs }=0 \mathrm{~V} \\ & \text { Logic Inputs }=0 \mathrm{~V} \\ & \Delta \mathrm{~V}_{\mathrm{DD}}= \pm 5 \% \end{aligned}$ | $\begin{aligned} & 4.5 / 5.5 \\ & 10 \\ & 0.055 \\ & 0.006 \end{aligned}$ | $\mathrm{V} \min /$ max $\mu \mathrm{A}$ max mW max \%/\% max |
| AC CHARACTERISTICS ${ }^{4}$ <br> Output Voltage Settling Time <br> Reference Multiplying BW DAC Glitch Impulse <br> Feedthrough Error Digital Feedthrough Total Harmonic Distortion Output Spot Noise Voltage | $\mathrm{t}_{\mathrm{s}}$ <br> BW <br> Q <br> $\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {REF }}$ <br> Q <br> THD <br> $\mathrm{e}_{\mathrm{N}}$ |  | $\begin{aligned} & 0.5 \\ & \\ & 4 \\ & 7 \\ & -65 \\ & 7 \\ & -85 \\ & 12 \end{aligned}$ | $\mu \mathrm{styp}$ <br> MHz typ <br> nV-s typ <br> dB <br> nV-s typ <br> dB typ <br> $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |

[^0]
## ABSOLUTE MAXIMUM RATINGS*



V ${ }_{\text {DD }}$ to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-0.3 \mathrm{~V},+8 \mathrm{~V}$
V $_{\text {REF }}$ to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . -18 V, +18 V
Logic Inputs to GND . . . . . . . . . . . . . . . . . . . . . $-0.3 \mathrm{~V},+8 \mathrm{~V}$

Package Power Dissipation . . . . . . . . . . . . $\left(\mathrm{T}_{\mathrm{J}} \mathrm{Max}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$
Thermal Resistance $\theta_{\mathrm{JA}}$
8-Lead Surface Mount (MSOP-8) . . . . . . . . . . . . . . $150^{\circ} \mathrm{C} / \mathrm{W}$
8-Lead Surface Mount (SOIC-8) . . . . . . . . . . . . . . . $100^{\circ} \mathrm{C} / \mathrm{W}$
Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ Max) . . . . . . . . . . $150^{\circ} \mathrm{C}$
Operating Temperature Range
Models B, C . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature
RN-8, RM-8 (Vapor Phase, 60 sec ) . . . . . . . . . . . . . . $215^{\circ} \mathrm{C}$
*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational conditions for extended periods may affect device reliability.


PIN FUNCTION DESCRIPTIONS

| Pin <br> No. | Mnemonic | Function |
| :--- | :--- | :--- |
| 1 | CLK | Clock Input. Positive-edge triggered, clocks <br> data into shift register. |
| 3 | R $_{\text {FB }}$ | Serial Register Input. Data loads directly <br> into the shift register MSB first. Extra leading <br> bits are ignored. <br> Internal Matching Feedback Resistor. Con- <br> nects to external op amp for voltage output. |
| 4 | V REF $^{\text {DAC Reference Input Pin. Establishes DAC }}$ |  |
| full-scale voltage. Constant input resistance |  |  |
| versus code. |  |  |

ORDERING GUIDE*

| Model | INL <br> (LSB) | RES <br> (LSB) | Temperature <br> Range | Package <br> Description | Package <br> Option | Marking |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| AD5543BR | $\pm 2$ | 16 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOIC-8 | RN-8 | AD5543 |
| AD5543BRM | $\pm 2$ | 16 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSOP-8 | RM-8 | DXB |
| AD5553CRM | $\pm 1$ | 14 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSOP-8 | RM-8 | DUC |

*The AD5543 contains 1040 transistors. The die size measures $55 \mathrm{mil} \times 73 \mathrm{mil}, 4,015 \mathrm{sq}$. mil.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5543/AD5553 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## AD5543/AD5553-Typical Performance Characteristics



TPC 1. AD5543 Integral Nonlinearity Error


TPC 2. AD5543 Differential Nonlinearity Error


TPC 3. AD5553 Integral Nonlinearity Error


TPC 4. AD5553 Differential Nonlinearity Error


TPC 5. Linearity Errors vs. $V_{D D}$


TPC 6. Supply Current vs. Logic Input Voltage


TPC 7. AD5543 Supply Current vs. Clock Frequency


TPC 8. Power Supply Rejection vs. Frequency


TPC 9. Reference Multiplying Bandwidth


TPC 10. Settling Time


TPC 11. Midscale Transition and Digital Feedthrough

## AD5543/AD5553



Figure 3a. AD5543 Timing Diagram


Figure 3b. AD5553 Timing Diagram

Table I. Control-Logic Truth Table

| $\mathbf{C L K}$ | $\overline{\mathbf{C S}}$ | Serial Shift Register Function | DAC Register |
| :--- | :--- | :--- | :--- |
| X | H | No Effect | Latched |
| $\uparrow+$ | L | Shift Register Data Advanced One Bit | Latched |
| X | H | No Effect | Latched |
| X | $\uparrow+$ | Shift Register Data Transferred to DAC Register | New Data Loaded from Serial Register |

$\uparrow+$ positive logic transition; X Don't Care

Table II. AD5543 Serial Input Register Data Format; Data is Loaded in the MSB-First Format

|  | MSB |  |  |  |  |  |  |  |  |  |  | LSB |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit Position | B15 | B14 | B13 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| Data-Word | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

Table III. AD5553 Serial Input Register Data Format; Data is Loaded in the MSB-First Format

|  | MSB |  |  |  |  |  |  |  |  |  |  |  | LSB |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit Position | B13 | B12 | B11 | B10 | B9 | B8 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| Data-Word | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

*A full 16-bit data-word can be loaded into the AD5553 serial input register, but only the last 14 bits entered will be transferred to the DAC register when $\overline{\mathrm{CS}}$ returns to logic high.

## CIRCUIT OPERATION

The AD5543/AD5553 contains a 16-/14-bit, current output, digital-to-analog converter, a serial input register, and a DAC register. Both converters use a 3-wire serial data interface.

## D/A Converter Section

The DAC architecture uses a current steering R-2R ladder design. Figure 4 shows the typical equivalent DAC structure. The DAC contains a matching feedback resistor for use with an external op amp, (see Figure 5). With $\mathrm{R}_{\mathrm{FB}}$ and $\mathrm{I}_{\mathrm{OUT}}$ terminals connected to the op amp output and inverting node respectively, a precision voltage output can be achieved as:

$$
\begin{align*}
& V_{\text {OUT }}=-V_{\text {REF }} \times D / 65,536(A D 5543)  \tag{1}\\
& V_{\text {OUT }}=-V_{\text {REF }} \times D / 16,384(A D 5553) \tag{2}
\end{align*}
$$

Note that the output voltage polarity is opposite to the $V_{R E F}$ polarity for dc reference voltages.
These DACs are designed to operate with either negative or positive reference voltages. The $\mathrm{V}_{\mathrm{DD}}$ power pin is only used by the internal logic to drive the DAC switches' ON and OFF states.


SWITCHES S1 AND S2 ARE CLOSED, VDD MUST BE POWERED
Figure 4. Equivalent R-2R DAC Circuit
Note that a matching switch is used in series with the internal $5 \mathrm{k} \Omega$ feedback resistor. If users attempt to measure RFB, power must be applied to $\mathrm{V}_{\mathrm{DD}}$ to achieve continuity.


Figure 5. Voltage Output Configuration
These DACs are also designed to accommodate ac reference input signals. The AD5543 accommodates input reference voltages in the range of -12 V to +12 V . The reference voltage inputs exhibit a constant nominal input resistance value of $5 \mathrm{k} \Omega$, $\pm 30 \%$. The DAC output ( $\mathrm{I}_{\mathrm{OUT}}$ ) is code-dependent, producing
various resistances and capacitances. External amplifier choice should take into account the variation in impedance generated by the AD5543 on the amplifier's inverting input node. The feedback resistance, in parallel with the DAC ladder resistance, dominates output voltage noise. To maintain good analog performance, power supply bypassing of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ceramic or chip capacitors in parallel with a $1 \mu \mathrm{~F}$ tantalum capacitor is recommended. Due to degradation of power supply rejection ratio in frequency, users must avoid using switching power supplies.

## SERIAL DATA INTERFACE

The AD5543/AD5553 uses a 3-wire ( $\overline{\mathrm{CS}}, \mathrm{SDI}, \mathrm{CLK}$ ) serial data interface. New serial data is clocked into the serial input register in a 16-bit data-word format for AD5543. The MSB is loaded first. Table II defines the 16 data-word bits. Data is placed on the SDI pin and clocked into the register on the positive clock edge of CLK, subject to the data setup and hold time requirements specified in the interface timing specifications. Only the last 16 bits clocked into the serial register are interrogated when the $\overline{\mathrm{CS}}$ pin is strobed to transfer the serial register data to the DAC register. Since most microcontrollers output serial data in 8 -bit bytes, two data bytes can be written to the AD5543/AD5553. After loading the serial register, the rising edge of $\overline{\mathrm{CS}}$ transfers the serial register data to the DAC register; during this strobe, the CLK should not be toggled. For the AD5553, with 16-bit clock cycles, the two LSBs are ignored.

## ESD Protection Circuits

All logic-input pins contain back-biased ESD protection Zener diodes connected to ground (GND) and $\mathrm{V}_{\mathrm{DD}}$ as shown in Figure 6.


Figure 6. Equivalent ESD Protection Circuits

## PCB Layout and Power Supply Bypassing

It is a good practice to employ compact, minimum lead length PCB layout design. The leads to the input should be as short as possible to minimize IR drop and stray inductance.
It is also essential to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the device should be bypassed with $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ disc or chip ceramic capacitors. Low-ESR $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors should also be applied at the supplies to minimize transient disturbance and filter out low frequency ripple
The PCB metal traces between $V_{\text {REF }}$ and $R_{F B}$ should also be matched to minimize gain error.

## AD5543/AD5553

## APPLICATIONS

## Stability



Figure 7. Optional Compensation Capacitor for Gain Peaking Prevention
In the I-to-V configuration, the $\mathrm{I}_{\mathrm{OUT}}$ of the DAC and the inverting node of the op amp must be connected as close as possible, and proper PCB layout technique must be employed. Since every code change corresponds to a step function, gain peaking may occur if the op amp has limited GBP and there is excessive parasitic capacitance at the inverting node.
An optional compensation capacitor C 1 can be added for stability as shown in Figure 7. C 1 should be found empirically but 20 pF is generally adequate for the compensation.

## Positive Voltage Output

To achieve the positive voltage output, an applied negative reference to the input of the DAC is preferred over the output inversion through an inverting amplifier because of the resistor's tolerance errors. To generate a negative reference, the reference can be level-shifted by an op amp such that the V $\mathrm{V}_{\text {OUT }}$ and GND pins of the reference become the virtual ground and -2.5 V respectively, (see Figure 8).


Figure 8. Positive Voltage Output Configuration

## Bipolar Output

The AD5543/AD5553 is inherently a 2 -quadrant multiplying D/A converter. That is, it can easily be set up for unipolar output operation. The full-scale output polarity is the inverse of the reference input voltage.
In some applications, it may be necessary to generate the full 4 -quadrant multiplying capability or a bipolar output swing. This is easily accomplished by using an additional external amplifier U4 configured as a summing amplifier (see Figure 9). In this circuit, the second amplifier U4 provides a gain of 2 that increases the output span magnitude to 5 V . Biasing the external amplifier with a 2.5 V offset from the reference voltage results in a full 4 -quadrant multiplying circuit. The transfer equation of this circuit shows that both negative and positive output voltages are created as the input data ( D ) is incremented from code zero ( $\mathrm{V}_{\text {OUT }}=$ $-2.5 \mathrm{~V})$ to midscale $\left(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\right)$ to full-scale $\left(\mathrm{V}_{\text {OUT }}=+2.5 \mathrm{~V}\right)$.

$$
\begin{align*}
& V_{\text {OUT }}=(D / 32,768-1) \times V_{\text {REF }}(A D 5543)  \tag{3}\\
& V_{\text {OUT }}=(D / 16,384-1) \times V_{\text {REF }}(A D 5553) \tag{4}
\end{align*}
$$

For AD5543, the resistance tolerance becomes the dominant error of which users should be aware.


Figure 9. Four-Quadrant Multiplying Application Circuit

## Programmable Current Source

Figure 10 shows a versatile V-I conversion circuit using an improved Howland Current Pump. In addition to the precision current conversion it provides, this circuit enables a bidirectional current flow and high voltage compliance. This circuit can be used in 4 to 20 mA current transmitters with up to $500 \Omega$ of load. In Figure 10, it can be shown that if the resistor network is matched, the load current is:

$$
\begin{equation*}
I_{L}=\frac{(R 2+R 3) / R 1}{R 3} \times V_{R E F} \times D \tag{5}
\end{equation*}
$$

$R 3$ in theory can be made small to achieve the current needed within the U3 output current driving capability. This circuit is versatile such that AD8510 can deliver $\pm 20 \mathrm{~mA}$ in both directions and the voltage compliance approaches 15 V , which is limited mainly by the supply voltages of U3. However, users must pay attention to the compensation. Without C 1 , it can be shown that the output impedance becomes:

$$
\begin{equation*}
Z_{O}=\frac{R 1^{\prime} R 3(R 1+R 2)}{R 1\left(R 2^{\prime}+R 3^{\prime}\right)-R 1^{\prime}(R 2+R 3)} \tag{6}
\end{equation*}
$$

If the resistors are perfectly matched, $Z_{O}$ is infinite, which is desirable, and behaves as an ideal current source. On the other hand, if they are not matched, $Z_{O}$ can be either positive or negative. Negative can cause oscillation. As a result, C1 is needed to prevent the oscillation. For critical applications, C 1 could be found empirically, but typically falls in the range of few pF .


Figure 10. Programmable Current Source with Bidirectional Current Control and High Voltage Compliance Capabilities

## OUTLINE DIMENSIONS

8-Lead microSOIC Package [MSOP]
(RM-8)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MO-187AA

## 8-Lead Standard Small Outline Package [SOIC] <br> Narrow Body <br> (RN-8)

Dimensions shown in millimeters and (inches)


CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

## Revision History

Location Page

2/03—Data Sheet changed from REV. 0 to REV. A.
Changes to ORDERING GUIDE 3

Downloaded from Elcodis.com electronic components distributor


[^0]:    NOTES
    ${ }^{1}$ All static performance tests (except $\mathrm{I}_{\mathrm{OUT}}$ ) are performed in a closed-loop system using an external precision OP177 I-to-V converter amplifier. The AD5543 $\mathrm{R}_{\mathrm{FB}}$ terminal is tied to the amplifier output. The op amp +IN is grounded and the DAC $\mathrm{I}_{\mathrm{OUT}}$ is tied to the op amp -IN . Typical values represent average readings measured at $25^{\circ} \mathrm{C}$.
    ${ }^{2}$ These parameters are guaranteed by design and are not subject to production testing.
    ${ }^{3}$ All ac characteristic tests are performed in a closed-loop system using an AD841 I-to-V converter amplifier.
    ${ }^{4}$ All input control signals are specified with $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}(10 \%$ to $90 \%$ of 3 V$)$ and timed from a voltage level of 1.5 V .

