## FEATURES

5 V Stereo Audio System with 3.3 V Tolerant Digital Interface
Supports up to 96 kHz Sample Rates
192 kHz Sample Rate Available on One DAC
Supports 16-/20-/24-Bit Word Lengths
Multibit $\mathbf{\Sigma}$ - $\Delta$ Modulators with
Perfect Differential Linearity Restoration for
Reduced Idle Tones and Noise Floor
Data Directed Scrambling DACs - Least Sensitive to Jitter
Single-Ended Output
ADCs: -95 dB THD + N, 105 dB SNR and
Dynamic Range
DACs: -92 dB THD + N, 108 dB SNR and
Dynamic Range
On-Chip Volume Controls per Channel with 1024 Step Linear Scale
DAC and ADC Software Controllable Clickless Mutes
Digital De-emphasis Processing
Supports $256 \times \mathrm{f}_{\mathrm{S}}, 512 \times \mathrm{f}_{\mathrm{S}}$, and $768 \times \mathrm{f}_{\mathrm{S}}$ Master Mode Clocks
Power-Down Mode Plus Soft Power-Down Mode
Flexible Serial Data Port with Right-Justified, LeftJustified, $I^{2}$ S Compatible, and DSP Serial Port Modes
TDM Interface Mode Supports 8 In/8 Out Using a Single SHARC ${ }^{\circledR}$ SPORT
52-Lead MOFP Plastic Package

APPLICATIONS<br>DVD Video and Audio Players<br>Home Theater Systems<br>Automotive Audio Systems<br>Audio/Visual Receivers<br>Digital Audio Effects Processors

## PRODUCT OVERVIEW

The AD1839 is a high performance single-chip codec featuring three stereo DACs and one stereo ADC. Each DAC comprises a high performance digital interpolation filter, a multibit $\Sigma-\Delta$ modulator featuring Analog Devices' patented technology, and a continuous-time voltage out analog section. Each DAC has independent volume control and clickless mute functions. The ADC comprises two 24-bit conversion channels with multibit $\Sigma-\Delta$ modulators and decimation filters.
The AD1839 also contains an on-chip reference with a nominal value of 2.25 V .
The AD1839 contains a flexible serial interface that allows for glueless connection to a variety of DSP chips, AES/EBU receivers, and sample rate converters. The AD1839 can be configured in left-justified, right-justified, $\mathrm{I}^{2}$ S, or DSP compatible serial modes. Control of the AD1839 is achieved by means of an $\mathrm{SPI}^{\circledR}$ compatible serial port. While the AD1839 can be operated from a single 5 V supply, it also features a separate supply pin for its digital interface that allows the device to be interfaced to other devices using 3.3 V power supplies.
The AD1839 is available in a 52-lead MQFP package and is specified for the industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

FUNCTIONAL BLOCK DIAGRAM


Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

## AD1839-SPECIFICATIONS

## TEST CONDITIONS

Supply Voltages (AV $\left.{ }_{\mathrm{DD}}, \mathrm{DV}_{\mathrm{DD}}\right) ~ 5.0 \mathrm{~V}$
Ambient Temperature $\quad 25^{\circ} \mathrm{C}$
Input Clock $\quad 12.288 \mathrm{MHz},\left(256 \times \mathrm{f}_{\mathrm{S}}\right.$ Mode $)$
DAC Input Signal $\quad 1.0078125 \mathrm{kHz}, 1.0 \mathrm{dBFS}$
ADC Input Signal $\quad 1.0078125 \mathrm{kHz}, 0 \mathrm{dBFS}$
Input Sample Rate ( $\mathrm{f}_{\mathrm{S}}$ )
Measurement Bandwidth
Word Width
48 kHz

Load Capacitance
20 Hz to 20 kHz

Load Impedance
24 Bits
100 pF
$47 \mathrm{k} \Omega$

Performance of all channels is identical (exclusive of the Interchannel Gain Mismatch and Interchannel Phase Deviation specifications).

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| ANALOG-TO-DIGITAL CONVERTERS <br> ADC Resolution <br> Dynamic Range ( 20 Hz to $20 \mathrm{kHz},-60 \mathrm{~dB}$ Input) No Filter <br> A-Weighted <br> Total Harmonic Distortion + Noise (THD+N) <br> Interchannel Isolation <br> Interchannel Gain Mismatch <br> Analog Inputs <br> Differential Input Range ( $\pm$ Full Scale) <br> Common-Mode Input Voltage <br> Input Impedance <br> Input Capacitance <br> $V_{\text {REF }}$ <br> DC Accuracy Gain Error <br> Gain Drift | 100 $-2.828$ | $\begin{aligned} & 24 \\ & 103 \\ & 105 \\ & -95 \\ & 100 \\ & 0.025 \\ & \\ & 2.25 \\ & 4 \\ & 15 \\ & 2.25 \\ & \pm 5 \\ & 35 \end{aligned}$ | $-88.5$ $+2.828$ | Bits dB dB dB dB dB V V $\mathrm{k} \Omega$ pF V $\%$ $\%$ $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| DIGITAL-TO-ANALOG CONVERTERS <br> DAC Resolution <br> Dynamic Range ( 20 Hz to $20 \mathrm{kHz},-60 \mathrm{dBFS}$ Input) <br> No Filter <br> With A-Weighted Filter <br> Total Harmonic Distortion + Noise <br> Interchannel Isolation <br> DC Accuracy <br> Gain Error <br> Interchannel Gain Mismatch <br> Gain Drift <br> Interchannel Phase Deviation <br> Volume Control Step Size (1023 Linear Steps) <br> Volume Control Range (Max Attenuation) <br> Mute Attenuation <br> De-emphasis Gain Error <br> Full-Scale Output Voltage at Each Pin <br> Output Resistance at Each Pin <br> Common-Mode Output Voltage | $\begin{aligned} & 103 \\ & 105 \end{aligned}$ | $\begin{aligned} & 105 \\ & 108 \\ & -92 \\ & 110 \\ & \\ & \pm 4 \\ & 0.025 \\ & 200 \\ & \pm 0.1 \\ & 0.098 \\ & 60 \\ & -100 \\ & \pm 0.1 \\ & 1.0(2.8) \\ & 180 \\ & 2.25 \end{aligned}$ | -90 | dB <br> dB <br> dB <br> dB <br> \% <br> dB <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> Degrees <br> \% <br> dB <br> dB <br> dB <br> V rms (V p-p) <br> $\Omega$ <br> V |
| ADC DECIMATION FILTER, $48 \mathrm{kHz}{ }^{*}$ <br> Pass Band <br> Pass-Band Ripple <br> Stop Band <br> Stop-Band Attenuation <br> Group Delay |  | $\begin{aligned} & 21.77 \\ & \pm 0.01 \\ & 26.23 \\ & 120 \\ & 910 \end{aligned}$ |  | kHz <br> dB <br> kHz <br> dB <br> $\mu \mathrm{s}$ |

AD1839

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| ADC DECIMATION FILTER, 96 kHz * <br> Pass Band <br> Pass-Band Ripple <br> Stop Band <br> Stop-Band Attenuation <br> Group Delay |  | $\begin{aligned} & 43.54 \\ & \pm 0.01 \\ & 52.46 \\ & 120 \\ & 460 \end{aligned}$ |  | kHz <br> dB <br> kHz <br> dB <br> $\mu \mathrm{s}$ |
| DAC INTERPOLATION FILTER, 48 kHz * <br> Pass Band <br> Pass-Band Ripple <br> Stop Band <br> Stop-Band Attenuation <br> Group Delay | $\begin{aligned} & 28 \\ & 55 \end{aligned}$ | $\begin{aligned} & \pm 0.06 \\ & 340 \end{aligned}$ | $21.77$ | kHz <br> dB <br> kHz <br> dB <br> $\mu \mathrm{s}$ |
| DAC INTERPOLATION FILTER, 96 kHz * <br> Pass Band <br> Pass-Band Ripple <br> Stop Band <br> Stop-Band Attenuation <br> Group Delay | $\begin{aligned} & 52 \\ & 55 \end{aligned}$ | $\begin{aligned} & \pm 0.06 \\ & 160 \end{aligned}$ | $43.54$ | kHz <br> dB <br> kHz <br> dB <br> $\mu \mathrm{s}$ |
| DAC INTERPOLATION FILTER, $192 \mathrm{kHz}{ }^{*}$ <br> Pass Band <br> Pass-Band Ripple <br> Stop Band <br> Stop-Band Attenuation <br> Group Delay | $\begin{aligned} & 97 \\ & 80 \end{aligned}$ | $\begin{aligned} & \pm 0.06 \\ & 110 \end{aligned}$ | 81.2 | kHz <br> dB <br> kHz <br> dB <br> $\mu \mathrm{s}$ |
| DIGITAL I/O <br> Input Voltage High Input Voltage Low Output Voltage High Output Voltage Low Leakage Current | 2.4 | $\mathrm{ODV}_{\mathrm{DD}}-0.4$ | $\begin{aligned} & 0.8 \\ & \\ & 0.4 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \end{aligned}$ |
| POWER SUPPLIES <br> Supply Voltage ( $\mathrm{AV}_{\mathrm{DD}}$ and $\mathrm{DV}_{\mathrm{DD}}$ ) <br> Supply Voltage (ODV ${ }_{\text {DD }}$ ) <br> Supply Current $\mathrm{I}_{\text {Analog }}$ <br> Supply Current $\mathrm{I}_{\text {ANalog }}$, Power-Down <br> Supply Current $\mathrm{I}_{\text {Digital }}$ <br> Supply Current $\mathrm{I}_{\text {Digital }}$, Power-Down <br> Dissipation <br> Operation, Both Supplies <br> Operation, Analog Supply <br> Operation, Digital Supply <br> Power-Down, Both Supplies <br> Power Supply Rejection Ratio $1 \mathrm{kHz}, 300 \mathrm{mV}$ p-p Signal at Analog Supply Pins $20 \mathrm{kHz}, 300 \mathrm{mV}$ p-p Signal at Analog Supply Pins | $\begin{aligned} & 4.5 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 84 \\ & 55 \\ & 64 \\ & 1 \\ & 740 \\ & 420 \\ & 320 \\ & 280 \\ & \\ & -70 \\ & -75 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & \mathrm{DV}_{\mathrm{DD}} \\ & 95 \\ & 67 \\ & 74 \\ & 4.5 \end{aligned}$ | V <br> V <br> mA <br> mA <br> mA <br> mA <br> mW <br> mW <br> mW <br> mW <br> dB <br> dB |

[^0]Specifications subject to change without notice.

## TIMING SPECIFICATIONS

| Parameter |  | Min | Max | Unit | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MASTER CLOCK AND RESET |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{MH}}$ | MCLK High | 15 |  | ns |  |
| $\mathrm{t}_{\mathrm{ML}}$ | MCLK Low | 15 |  | ns |  |
| $\mathrm{t}_{\text {PDR }}$ | $\overline{\text { PD }} / \overline{\text { RST }}$ Low | 20 |  | ns |  |
| SPI PORT |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{CCH}}$ | CCLK High | 40 |  | ns |  |
| $\mathrm{t}_{\text {CCL }}$ | CCLK Low | 40 |  | ns |  |
| ${ }^{\text {t }}$ CCP | CCLK Period | 80 |  | ns |  |
| $\mathrm{t}_{\text {CDS }}$ | CDATA Setup | 10 |  | ns | To CCLK Rising |
| $\mathrm{t}_{\mathrm{CDH}}$ | CDATA Hold | 10 |  | ns | From CCLK Rising |
| $\mathrm{t}_{\text {CLS }}$ | CLATCH Setup | 10 |  | ns | To CCLK Rising |
| $\mathrm{t}_{\text {CLH }}$ | CLATCH Hold | 10 |  | ns | From CCLK Rising |
| $\mathrm{t}_{\text {COE }}$ | COUT Enable |  | 15 | ns | From CLATCH Falling |
| $\mathrm{t}_{\text {COD }}$ | COUT Delay |  | 20 | ns | From CCLK Falling |
| $\mathrm{t}_{\text {COTS }}$ | COUT Three-State |  | 25 | ns | From CLATCH Rising |
| DAC SERIAL PORT |  |  |  |  |  |
| Normal Mode (Slave) |  |  |  |  |  |
| $\mathrm{t}_{\text {DBH }}$ | DBCLK High | 60 |  | ns |  |
| $\mathrm{t}_{\text {DBL }}$ | DBCLK Low | 60 |  | ns |  |
| $\mathrm{f}_{\mathrm{DB}}$ | DBCLK Frequency |  |  |  |  |
| $\mathrm{t}_{\text {DLS }}$ | DLRCLK Setup | 10 |  | ns | To DBCLK Rising |
| $\mathrm{t}_{\text {DLH }}$ | DLRCLK Hold | 10 |  | ns | From DBCLK Rising |
| $\mathrm{t}_{\text {DDS }}$ | DSDATA Setup | 10 |  | ns | To DBCLK Rising |
| $\mathrm{t}_{\text {DDH }}$ | DSDATA Hold | 10 |  | ns | From DBCLK Rising |
|  |  |  |  |  |  |
| $\mathrm{t}_{\text {DBH }}$ | DBCLK High | 15 |  | ns |  |
| $\mathrm{t}_{\text {DBL }}$ | DBCLK Low | 15 |  | ns |  |
| $\mathrm{f}_{\mathrm{DB}}$ | DBCLK Frequency |  |  |  |  |
| $\mathrm{t}_{\text {DLS }}$ | DLRCLK Setup | 10 |  | ns | To DBCLK Rising |
| $t_{\text {LLH }}$ | DLRCLK Hold | 5 |  | ns | From DBCLK Rising |
| $\mathrm{t}_{\mathrm{DDS}}$ | DSDATA Setup | 10 |  | ns | To DBCLK Rising |
| $\mathrm{t}_{\mathrm{DDH}}$ | DSDATA Hold | 10 |  | ns | From DBCLK Rising |
| ADC SERIAL PORT |  |  |  |  |  |
| Normal Mode (Master) |  |  |  |  |  |
| $\mathrm{t}_{\text {ABD }}$ | ABCLK Delay |  | 25 | ns | From MCLK Rising Edge |
| $\mathrm{t}_{\mathrm{ALD}}$ | ALRCLK Delay Low |  | 5 | ns | From ABCLK Falling Edge |
|  | ASDATA Delay |  | 10 | ns | From ABCLK Falling Edge |
| Normal Mode (Slave) |  |  |  |  |  |
| $\mathrm{t}_{\text {ABH }}$ | ABCLK High | 60 |  | ns |  |
| $\mathrm{t}_{\text {ABL }}$ | ABCLK Low | 60 |  | ns |  |
| $\mathrm{f}_{\text {AB }}$ | ABCLK Frequency | $64 \times$ |  |  |  |
| $\mathrm{t}_{\text {aLS }}$ | ALRCLK Setup | 5 |  | ns | To ABCLK Rising |
| $\mathrm{t}_{\text {ALH }}$ | ALRCLK Hold | 15 |  | ns | From ABCLK Rising |
|  |  |  |  |  |  |
| $\mathrm{t}_{\text {PABD }}$ | ABCLK Delay |  | 20 | ns | From MCLK Rising Edge |
| $\mathrm{t}_{\text {PaLD }}$ | LRCLK Delay |  | 5 | ns | From ABCLK Falling Edge |
| $\mathrm{t}_{\text {PABDD }}$ | ASDATA Delay |  | 10 | ns | From ABCLK Falling Edge |

AD1839

| Parameter |  | Min | Max | Unit | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TDM256 MODE (Master) |  |  |  |  |  |
| $\mathrm{t}_{\text {TBD }}$ | BCLK Delay |  | 20 | ns | From MCLK Rising |
| $\mathrm{t}_{\text {FSD }}$ | FSTDM Delay |  | 5 | ns | From BCLK Rising |
| $\mathrm{t}_{\text {TABD }}$ | ASDATA Delay |  | 10 | ns | From BCLK Rising |
| $\mathrm{t}_{\text {TDDS }}$ | DSDATA1 Setup | 15 |  | ns | To BCLK Falling |
| $\mathrm{t}_{\text {TDDH }}$ | DSDATA1 Hold | 15 |  | ns | From BCLK Falling |
| TDM256 MODE (Slave) |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{AB}}$ | BCLK Frequency | 256 |  |  |  |
| $\mathrm{t}_{\text {TBCH }}$ | BCLK High | 15 |  | ns |  |
| $\mathrm{t}_{\text {TBCL }}$ | BCLK Low | 15 |  | ns |  |
| $\mathrm{t}_{\text {TFS }}$ | FSTDM Setup | 10 |  | ns | To BCLK Falling |
| $\mathrm{t}_{\text {TFH }}$ | FSTDM Hold | 10 |  | ns | From BCLK Falling |
| $\mathrm{t}_{\text {TBDD }}$ | ASDATA Delay |  | 10 | ns | From BCLK Rising |
| $\mathrm{t}_{\text {TDDS }}$ | DSDATA1 Setup | 15 |  | ns | To BCLK Falling |
| $\mathrm{t}_{\text {TDDH }}$ | DSDATA1 Hold | 15 |  | ns | From BCLK Falling |
| AUXILIARY INTERFACE |  |  |  |  |  |
| $\mathrm{t}_{\text {AXDS }}$ | AAUXDATA Setup | 10 |  | ns | To AUXBCLK Rising |
| $\mathrm{t}_{\text {AXDH }}$ | AAUXDATA Hold | 10 |  | ns | From AUXBCLK Rising |
| $\mathrm{t}_{\mathrm{DXD}}$ | DAUXDATA Delay | 15 |  | ns | From AUXBCLK Falling |
| $\mathrm{f}_{\text {ABP }}$ | AUXBCLK Frequency | $64 \times$ |  |  |  |
| Slave Mode |  |  |  |  |  |
| $\mathrm{t}_{\text {AXBH }}$ | AUXBCLK High | 15 |  | ns |  |
| $\mathrm{t}_{\text {AXBL }}$ | AUXBCLK Low | 15 |  | ns |  |
| $\mathrm{t}_{\text {AXLS }}$ | AUXLRCLK Setup | 10 |  | ns | To AUXBCLK Rising |
| $\mathrm{t}_{\text {AXLH }}$ | AUXLRCLK Hold | 10 |  | ns | From AUXBCLK Rising |
| Master Mode |  |  |  |  |  |
| $\mathrm{t}_{\text {AUXLRCLK }}$ | AUXLRCLK Delay | 5 |  | ns | From AUXBCLK Falling |
| $\mathrm{t}_{\text {AUXBCLK }}$ | AUXBCLK Delay | 15 |  | ns | From MCLK Rising |

Specifications subject to change without notice.


Figure 1. MCLK and $\overline{P D} \overline{R S T}$ Timing

## TEMPERATURE RANGE

| Parameter | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Specifications Guaranteed |  | 25 |  | ${ }^{\circ} \mathrm{C}$ |
| Functionality Guaranteed | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage | -65 |  | +150 | ${ }^{\circ} \mathrm{C}$ |

## ABSOLUTE MAXIMUM RATINGS*

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.)
$\mathrm{AV}_{\mathrm{DD}}, \mathrm{DV}_{\mathrm{DD}}, \mathrm{ODV}_{\mathrm{DD}}$ to $\mathrm{AGND}, \mathrm{DGND} \ldots-0.3 \mathrm{~V}$ to +6.0 V
AGND to DGND . . . . . . . . . . . . . . . . . . . . -0.3 V to +0.3 V
Digital I/O Voltage to DGND . . . . -0.3 V to $\mathrm{ODV}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Analog I/O Voltage to AGND . . . . . -0.3 V to $\mathrm{AV}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Operating Temperature Range
Industrial (A Version) . . . . . . . . . . . . . . . $\quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ORDERING GUIDE

| Model | Temperature <br> Range | Package <br> Description | Package <br> Option |
| :--- | :--- | :--- | :--- |
| AD1839AS | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 52-Lead MQFP | $\mathrm{S}-52$ |
| AD1839AS-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 52-Lead MQFP | S-52 |
| EVAL-AD1839EB |  | Evaluation Board |  |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD1839 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


PIN CONFIGURATION


PIN FUNCTION DESCRIPTIONS

| Pin No. | Mnemonic | Input/ <br> Output | Description |
| :---: | :---: | :---: | :---: |
| 1,39 | DVDD |  | Digital Power Supply. Connect to digital 5 V supply. |
| 2 | CLATCH | I | Latch Input for Control Data. |
| 3 | CIN | I | Serial Control Input. |
| 4 | $\overline{\mathrm{PD}} / \overline{\mathrm{RST}}$ | I | Power-Down/Reset. |
| 5, 10, 16, 24, 30, 34 | AGND |  | Analog Ground. |
| 6, 8, 12, 14, 25, | NC |  | Not Connected. |
| 27, 31-33 | NC |  | Not Connected. |
| 7, 13, 26 | OUTLx | O | DACx Left Channel Output. |
| 9, 15, 28 | OUTRx | O | DACx Right Channel Output. |
| 11, 19, 29 | AVDD |  | Analog Power Supply. Connect to analog 5 V supply. |
| 17 | FILTD |  | Filter Capacitor Connection. Recommended $10 \mu \mathrm{~F} / 100 \mathrm{nF}$. |
| 18 | FILTR |  | Reference Filter Capacitor Connection. Recommended $10 \mu \mathrm{~F} / 100 \mathrm{nF}$. |
| 20 | ADCLN | I | ADC Left Channel Negative Input. |
| 21 | ADCLP | I | ADC Left Channel Positive Input. |
| 22 | ADCRN | I | ADC Right Channel Negative Input. |
| 23 | ADCRP | I | ADC Right Channel Positive Input. |
| 35 | $\overline{\mathrm{M}}$ / | I | ADC $\overline{\text { Master }} /$ Slave Select. |
| 36 | DAUXDATA | I | Auxiliary DAC Input Data. |
| 37 | DLRCLK | I/O | DAC LR Clock. |
| 38 | DBCLK | I/O | DAC Bit Clock. |
| 40, 52 | DGND |  | Digital Ground. |
| 41-43 | DSDATAx | I | DACx Input Data (Left and Right Channels). |
| 44 | AAUXDATA3 | I | Auxiliary ADC3 Digital Input. |
| 45 | ABCLK | I/O | ADC Bit Clock. |
| 46 | ALRCLK | I/O | ADC LR Clock. |
| 47 | MCLK | I | Master Clock Input. |
| 48 | ODVDD |  | Digital Output Driver Power Supply. |
| 49 | ASDATA | O | ADC Serial Data Output. |
| 50 | COUT | O | Output for Control Data. |
| 51 | CCLK | I | Control Clock Input for Control Data. |

REV. B


TPC 1. ADC Composite Filter Response


TPC 2. ADC High-Pass Filter Response, $f_{S}=48 \mathrm{kHz}$


TPC 3. ADC Composite Filter Response (Pass-Band Section)


TPC 4. ADC High-Pass Filter Response, $f_{S}=96 \mathrm{kHz}$


TPC 5. DAC Composite Filter Response, $f_{S}=48 \mathrm{kHz}$


TPC 6. DAC Composite Filter Response, $f_{S}=96 \mathrm{kHz}$


TPC 7. DAC Composite Filter Response, $f_{S}=192 \mathrm{kHz}$


TPC 8. DAC Composite Filter Response, $f_{S}=48 \mathrm{kHz}$ (Pass-Band Section)


TPC 9. DAC Composite Filter Response, $f_{S}=96 \mathrm{kHz}$ (Pass-Band Section)


TPC 10. DAC Composite Filter Response, $f_{S}=192 \mathrm{kHz}$ (Pass-Band Section)

## TERMINOLOGY

## Dynamic Range

The ratio of a full-scale input signal to the integrated input noise in the pass band ( 20 Hz to 20 kHz ), expressed in decibels ( dB ). Dynamic range is measured with a -60 dB input signal and is equal to $(\mathrm{S} /[\mathrm{THD}+\mathrm{N}])+60 \mathrm{~dB}$. Note that spurious harmonics are below the noise with a -60 dB input, so the noise level establishes the dynamic range. The dynamic range is specified with and without an A-Weight filter applied.
Signal-to-(Total Harmonic Distortion + Noise) [S/(THD + N)]
The ratio of the root-mean-square (rms) value of the fundamental input signal to the rms sum of all other spectral components in the pass band, expressed in decibels (dB).

## Pass Band

The region of the frequency spectrum unaffected by the attenuation of the digital decimator's filter.

## Pass-Band Ripple

The peak-to-peak variation in amplitude response from equalamplitude input signal frequencies within the pass band, expressed in decibels.

## Stop Band

The region of the frequency spectrum attenuated by the digital decimator's filter to the degree specified by stop-band attenuation.

## Gain Error

With identical near full-scale inputs, the ratio of actual output to expected output, expressed as a percentage.

## Interchannel Gain Mismatch

With identical near full-scale inputs, the ratio of outputs of the two stereo channels, expressed in decibels.

## Gain Drift

Change in response to a near full-scale input with a change in temperature, expressed as parts-per-million (ppm) per ${ }^{\circ} \mathrm{C}$.

## Crosstalk (EIAJ Method)

Ratio of response on one channel with a grounded input to a full-scale 1 kHz sine wave input on the other channel, expressed in decibels.

## Power Supply Rejection

With no analog input, signal present at the output when a 300 mV p-p signal is applied to power supply pins, expressed in decibels of full scale.

## Group Delay

Intuitively, the time interval required for an input pulse to appear at the converter's output, expressed in milliseconds (ms). More precisely, the derivative of radian phase with respect to radian frequency at a given frequency.

## Group Delay Variation

The difference in group delays at different input frequencies. Specified as the difference between the largest and the smallest group delays in the pass band, expressed in microseconds ( $\mu \mathrm{s}$ )

## ACRONYMS

ADC-Analog-to-Digital Converter
DAC—Digital-to-Analog Converter
DSP—Digital Signal Processor
IMCLK-Internal Master Clock Signal used to clock the ADC and DAC engines
MCLK—External Master Clock Signal applied to the AD1838

## FUNCTIONAL OVERVIEW

ADCs
There are two ADC channels in the AD1839, configured as a stereo pair. Each ADC has fully differential inputs. The ADC section can operate at a sample rate of up to 96 kHz . The ADCs include on-board digital decimation filters with 120 dB stop-band attenuation and linear phase response, operating at an oversampling ratio of 128 (for 48 kHz operation) or 64 (for 96 kHz operation).
ADC peak level information for each ADC may be read from the ADC Peak 0 and ADC Peak 1 registers. The data is supplied as a 6 -bit word with a maximum range of 0 dB to -63 dB and a resolution of 1 dB . The registers will hold peak information until read; after reading, the registers are reset so that new peak information can be acquired. Refer to the register description for details of the format. The two ADC channels have a common serial bit clock and a left-right framing clock. The clock signals are all synchronous with the sample rate.
The ADC digital pins, ABCLK and ALRCLK, can be set to operate as inputs or outputs by connecting the $\overline{\mathrm{M}} / \mathrm{S}$ pin to ODVDD or DGND, respectively. When the pins are set as outputs, the AD1839 will generate the timing signals. When the pins are set as inputs, the timing must be generated by the external audio controller.

## DACs

The AD1839 has six DAC channels arranged as three independent stereo pairs, with six single-ended analog outputs. Each channel has its own independently programmable attenuator, adjustable in 1024 linear steps. Digital inputs are supplied through three serial data input pins (one for each stereo pair) and a common frame (DLRCLK) and bit (DBCLK) clock. Alternatively, one of the packed data modes may be used to access all six channels on a single TDM data pin. A stereo replicate feature is included where the DAC data sent to the first DAC pair is also sent to the other DACs in the part. The AD1839 can accept DAC data at a sample rate of 192 kHz on DAC 1 only. The stereo replicate feature can then be used to copy the audio data to the other DACs.
Each of the output pins sits at a dc level of $\mathrm{V}_{\text {REF }}$ and swings $\pm 1.4 \mathrm{~V}$ for a 0 dB digital input signal. A single op amp third
order external low-pass filter is recommended to remove high frequency noise present on the output pins. Note that the use of op amps with low slew rate or low bandwidth may cause high frequency noise and tones to fold down into the audio band; care should be exercised in selecting these components.
The FILTD pin should be connected to an external grounded capacitor. This pin is used to reduce the noise of the internal DAC bias circuitry, thereby reducing the DAC output noise. In some cases, this capacitor may be eliminated with little effect on performance.

## DAC and ADC Coding

The DAC and ADC output data stream is in a twos complement encoded format. The word width can be selected from 16-bit, 20 -bit, or 24 -bit. The coding scheme is detailed in Table I.

Table I. Coding Scheme

| Code | Level |
| :--- | :--- |
| $01111 \ldots \ldots .1111$ | +FS |
| $00000 \ldots \ldots .0000$ | 0 (Ref Level) |
| $10000 \ldots \ldots .0000$ | -FS |

## Clock Signals

The DAC and ADC engines in the AD1839 are designed to operate from a 24.576 MHz internal master clock (IMCLK). This clock is used to generate 48 kHz and 96 kHz sampling on the ADC and $48 \mathrm{kHz}, 96 \mathrm{kHz}$, and 192 kHz on the DAC, although the 192 kHz option is available only on one DAC pair. The stereo replicate feature can be used to copy this DAC data to the other DACs if required.
To facilitate the use of the different MCLK values, the AD1839 provides a clock scaling feature. The MCLK scaler can be programmed via the SPI port to scale the MCLK by a factor of 1 (pass through), 2 (doubling), or $2 / 3$. The default setting of the MCLK scaler is 2 , which will generate 48 kHz sampling from a 12.288 MHz MCLK. Additional sample rates can be achieved by changing the MCLK value. For example, the CD standard sampling frequency of 44.1 kHz can be achieved using an 11.2896 kHz MCLK. Figure 2 shows the internal configuration of the clock scaler and converter engines.


Figure 2. Modulator Clocking Scheme

## AD1839

To maintain the highest performance possible, it is recommended that the clock jitter of the master clock signal be limited to less than 300 ps rms, measured using the edge-to-edge technique. Even at these levels, extra noise or tones may appear in the DAC outputs if the jitter spectrum contains large spectral peaks. It is highly recommended that the master clock be generated by an independent crystal oscillator. In addition, it is especially important that the clock signal should not be passed through an FPGA or other large digital chip before being applied to the AD1839. In most cases, this will induce clock jitter due to the fact that the clock signal is sharing common power and ground connections with other unrelated digital output signals.

## RESET and Power-Down

$\overline{\mathrm{PD}} / \overline{\mathrm{RST}}$ will power down the chip and set the control registers to their default settings. After $\overline{\mathrm{PD}} / \overline{\mathrm{RST}}$ is deasserted, an initialization routine will run inside the AD1839 to clear all memories to zero. This initialization lasts for approximately 20 LRCLK intervals. During this time, it is recommended that no SPI writes occur.

## Power Supply and Voltage Reference

The AD1839 is designed for 5 V supplies. Separate power supply pins are provided for the analog and digital sections. These pins should be bypassed with 100 nF ceramic chip capacitors, as close to the pins as possible, to minimize noise pickup. A bulk aluminum electrolytic capacitor of at least $22 \mu \mathrm{~F}$ should also be provided on the same PC board as the codec. For critical applications, improved performance will be obtained with separate supplies for the analog and digital sections. If this is not possible, it is recommended that the analog and digital supplies be isolated by means of two ferrite beads in series with the bypass capacitor of each supply. It is important that the analog supply be as clean as possible.
The internal voltage reference is brought out on the FILTR pin and should be bypassed as close as possible to the chip, with a parallel combination of $10 \mu \mathrm{~F}$ and 100 nF . The reference voltage may be used to bias external op amps to the common-mode voltage of the analog input and output signal pins. The current drawn from the FILTR pin should be limited to less than $50 \mu \mathrm{~A}$.

## Serial Control Port

The AD1839 has an SPI compatible control port to permit programming the internal control registers for the ADCs and DACs, and to read the ADC signal levels from the internal peak detectors. The SPI control port is a 4 -wire serial control port. The format is similar to the Motorola SPI format except the input data-word is 16 bits wide. The maximum serial bit clock frequency is 12.5 MHz and may be completely asynchronous to the sample rate of the ADCs and DACs. Figure 3 shows the format of the SPI signal.

## Serial Data Ports-Data Format

The ADC serial data output mode defaults to the popular I ${ }^{2}$ S format, where the data is delayed by 1 BCLK interval from the edge of the LRCLK. By changing Bits 6 to 8 in ADC Control Register 2, the serial mode can be changed to right-justified (RJ), left-justified DSP (DSP), or left-justified (LJ). In the RJ mode, it is necessary to set Bits 4 and 5 to define the width of the data-word.
The DAC serial data input mode defaults to $I^{2} S$. By changing Bits 5, 6, and 7 in DAC Control Register 1, the mode can be changed to RJ, DSP, LJ, or Packed Mode 256. The word width defaults to 24 bits but can be changed by reprogramming Bits 3 and 4 in DAC Control Register 1.

## Packed Modes

The AD1839 has a packed mode that allows a DSP or other controller to write to all DACs and read all ADCs using one input data pin and one output data pin. Packed Mode 256 refers to the number of BCLKs in each frame. The LRCLK is low while data from a left channel DAC or ADC is on the data pin, and high while data from a right channel DAC or ADC is on the data pin. DAC data is applied on the DSDATA1 pin, and ADC data is available on the ASDATA pin. Figures 7 to 10 show the timing for the packed mode. Packed mode is available only for 48 kHz (based on MCLK $=12.288 \mathrm{MHz}$ ), and when the $\bar{M} / S$ is low.

## Auxiliary (TDM) Mode

A special auxiliary mode is provided to allow three external stereo ADCs and one external stereo DAC to be interfaced to the AD 1839 to provide 8 -in/8-out operation. In addition, this mode supports glueless interface to a single SHARC DSP serial port, allowing a SHARC DSP to access all eight channels of analog I/O. In this special mode, many pins are redefined; see Table II for a list of redefined pins. The auxiliary and the TDM interfaces are independently configurable to operate as masters or slaves. When the auxiliary interface is set as a master, by programming the Aux Mode bit in ADC Control Register 2, the AUXLRCLK and AUXBCLK are generated by the AD1839. When the auxiliary interface is set as a slave, the AUXLRCLK and AUXBCLK need to be generated by an external ADC as shown in Figure 13.
The TDM interface can be set to operate as a master or slave by connecting the $\bar{M} / \mathrm{S}$ pin to DGND or ODVDD, respectively. In master mode, the FSTDM and BCLK signals are outputs and are generated by the AD1839. In slave mode, the FSTDM and BCLK are inputs and should be generated by the SHARC. Slave mode operation is available for 48 kHz and 96 kHz operation (based on a 12.288 MHz or 24.576 MHz MCLK), and master mode operation is available for 48 kHz only.


Figure 3. Format of SPI Timing


Figure 4. Stereo Serial Modes


Figure 5. ADC Serial Mode Timing


Figure 6. DAC Serial Mode Timing


Figure 7. ADC Packed Mode 256


Figure 8. DAC Packed Mode 256


Figure 9. ADC Packed Mode Timing


Figure 10. DAC Packed Mode Timing

Table II. Pin Function Changes in Auxiliary Mode

| Pin Name | $I^{2} \mathbf{S}$ Mode | Aux Mode |
| :---: | :---: | :---: |
| ASDATA (O) | $I^{2}$ S Data Out, Internal ADC | TDM Data Out to SHARC |
| DSDATA1 (I) | $I^{2}$ S Data In, Internal DAC1 | TDM Data In from SHARC |
| DSDATA2 (I)/AAUXDATA1 (I) | $\mathrm{I}^{2}$ S Data In, Internal DAC2 | AUX-I ${ }^{2}$ S Data In 1 (from Ext. ADC) |
| DSDATA3 (I)/AAUXDATA2 (I) | $I^{2}$ S Data In, Internal DAC3 | AUX-I ${ }^{2}$ S Data In 2 (from Ext. ADC) |
| AAUXDATA3 (I) | Not Connected | AUX-I ${ }^{2}$ S Data In 3 (from Ext. ADC) |
| ALRCLK (O) | LRCLK for ADC | TDM Frame Sync Out to SHARC (FSTDM) |
| ABCLK (O) | BCLK for ADC | TDM BCLK Out to SHARC |
| DLRCLK (I)/AUXLRCLK(I/O) | LRCLK In/Out Internal DACs | AUX LRCLK In/Out. Driven by Ext. LRCLK from ADC in slave mode. In master mode, driven by MCLK/512. |
| DBCLK (I)/AUXBCLK(I/O) | BCLK In/Out Internal DACs | AUX BCLK In/Out. Driven by Ext. BCLK from ADC in slave mode. In master mode, driven by MCLK/8. |
| DAUXDATA(O) | Not Connected | AUX-I² Data Out (to Ext. DAC) |



AUX BCLK FREQUENCY IS $64 \times$ FRAME RATE; TDM BCLK FREQUENCY IS $256 \times$ FRAME RATE.
Figure 11. Aux Mode Timing


Figure 12. Aux Mode Connection to SHARC (Master Mode)


Figure 13. Aux Mode Connection to SHARC (Slave Mode)

## AD1839

## CONTROL/STATUS REGISTERS

The AD1839 has 13 control registers, 11 of which are used to set the operating mode of the part. The other two registers, ADC Peak 0 and ADC Peak 1, are read-only and should not be programmed. Each of the registers is 10 bits wide with the exception of the ADC peak reading registers, which are six bits wide. Writing to a control register requires a 16 -bit data frame to be transmitted. Bits 15 to 12 are the address bits of the required register. Bit 11 is a read/write bit. Bit 10 is reserved and should always be programmed to 0 . Bits 9 to 0 contain the 10 -bit value that is to be written to the register or, in the case of a read operation, the 10 -bit register contents. Figure 3 shows the format of the SPI read and write operation.

## DAC CONTROL REGISTERS

The AD1839 register map has eight registers that are used to control the functionality of the DAC section of the part. The function of the bits in these registers is discussed below.

## Sample Rate

These bits control the sample rate of the DACs. Based on a 24.576 MHz IMCLK, sample rates of $48 \mathrm{kHz}, 96 \mathrm{kHz}$, and 192 kHz are available. The MCLK scaling bits in ADC Control 3 should be programmed appropriately, based on the master clock frequency.

## Power-Down/Reset

This bit controls the power-down status of the DAC section. By default, normal mode is selected, but by setting this bit, the digital section of the DAC stage can be put into a low power mode, thus reducing the digital current. The analog output section of the DAC stage is not powered down.

## DAC Data-Word Width

These two bits set the word width of the DAC data. Compact disc (CD) compatibility may require 16 bits, but many modern digital audio formats require 24 -bit sample resolution.

## DAC Data Format

The AD1839 serial data interface can be configured to be compatible with a choice of popular interface formats, including $\mathrm{I}^{2} \mathrm{~S}$, LJ, RJ, or DSP modes. Details of these interface modes are given in the Serial Data Ports section of this data sheet.

## De-emphasis

The AD1839 provides built-in de-emphasis filtering for the three standard sample rates of $32.0 \mathrm{kHz}, 44.1 \mathrm{kHz}$, and 48 kHz .

## Mute DAC

Each of the six DACs in the AD1839 has its own independent mute control. Setting the appropriate bit will mute the DAC output. The AD1839 uses a clickless mute function that attenuates the output to approximately -100 dB over a number of cycles.

## Stereo Replicate

Setting this bit copies the digital data sent to the stereo pair DAC 1 to the three other stereo DACs in the system. This allows all three stereo DACs to be driven by one digital data stream. Note that in this mode, DAC data sent to the other DACs is ignored.

## DAC Volume Control

Each DAC in the AD1839 has its own independent volume control. The volume of each DAC can be adjusted in 1024 linear steps by programming the appropriate register. The default value for this register is 1023 , which provides no attenuation, i.e., full volume.

## ADC CONTROL REGISTERS

The AD1839 register map has five registers that are used to control the functionality and read the status of the ADCs. The function of the bits in each of these registers is discussed below.

## ADC Peak Level

These two registers store the peak ADC result from each channel when the ADC peak readback function is enabled. The peak result is stored as a 6-bit number from 0 dB to -63 dB in 1 dB steps. The value contained in the register is reset once it has been read, allowing for continuous level adjustment as required. Note that the ADC peak level registers use the six most significant bits in the register to store the results.

## Sample Rate

This bit controls the sample rate of the ADCs. Based on a 24.576 MHz IMCLK, sample rates of 48 kHz and 96 kHz are available. The MCLK scaling bits in ADC Control III should be programmed appropriately based on the master clock frequency.

## ADC Power-Down

This bit controls the power-down status of the ADC section and operates in a similar manner to the DAC power-down.

## High-Pass Filter

The ADC signal path has a digital high-pass filter. Enabling this filter will remove the effect of any dc offset in the analog input signal from the digital output codes.

## ADC Data-Word Width

These two bits set the word width of the ADC data.

## ADC Data Format

The AD1839 serial data interface can be configured to be compatible with a choice of popular interface formats, including $I^{2} S$, LJ, RJ, or DSP modes.

## Master/Slave Auxiliary Mode

When the AD1839 is operating in the auxiliary mode, the auxiliary ADC control pins, AUXBCLK and AUXLRCLK, that connect to the external ADCs can be set to operate as a master or slave. If the pins are set in slave mode, one of the external ADCs should provide the LRCLK and BCLK signals.

## ADC Peak Readback

Setting this bit enables ADC peak reading. See the ADC section for more information.

Table III. Control Register Map

| Register Address | Register <br> Name | Description | Type | Width | Reset <br> Setting (Hex) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | DACCTRL1 | DAC Control 1 | R/W | 10 | 000 |
| 0001 | DACCTRL2 | DAC Control 2 | $\mathrm{R} / \mathrm{W}$ | 10 | 000 |
| 0010 | DACVOL1 | DAC Volume-Left 1 | $\mathrm{R} / \overline{\mathrm{W}}$ | 10 | 3FF |
| 0011 | DACVOL2 | DAC Volume-Right 1 | $\mathrm{R} / \overline{\mathrm{W}}$ | 10 | 3 FF |
| 0100 | DACVOL3 | DAC Volume-Left 2 | R/W | 10 | 3 FF |
| 0101 | DACVOL4 | DAC Volume-Right 2 | $\mathrm{R} / \overline{\mathrm{W}}$ | 10 | 3FF |
| 0110 | DACVOL5 | DAC Volume-Left 3 | $\mathrm{R} / \mathrm{W}$ | 10 | 3 FF |
| 0111 | DACVOL6 | DAC Volume-Right 3 | $\mathrm{R} / \mathrm{W}$ | 10 | 3FF |
| 1000 | RES | Reserved | $\mathrm{R} / \overline{\mathrm{W}}$ | 10 | Reserved |
| 1001 | RES | Reserved | $\mathrm{R} / \overline{\mathrm{W}}$ | 10 | Reserved |
| 1010 | ADCPeak0 | ADC Left Peak | R | 6 | 000 |
| 1011 | ADCPeak1 | ADC Right Peak | R | 6 | 000 |
| 1100 | ADCCTRL1 | ADC Control 1 | $\mathrm{R} / \overline{\mathrm{W}}$ | 10 | 000 |
| 1101 | ADCCTRL2 | ADC Control 2 | R/W | 10 | 000 |
| 1110 | ADCCTRL3 | ADC Control 3 | $\mathrm{R} / \overline{\mathrm{W}}$ | 10 | 000 |
| 1111 | Reserved | Reserved | $\mathrm{R} / \mathrm{W}$ | 10 | Reserved |

Table IV. DAC Control 1

| Address | $\mathbf{R} / \overline{\mathbf{W}}$ | RES | DAC Data De-emphasis | Function |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | DAC DataFormat | Power-Down Word Width | Reset | Sample Rate |
| 15, 14, 13, 12 | 11 | 10 | 9, 8 | 7, 6, 5 | 4, 3 | 2 | 1, 0 |
| 0000 | 0 | 0 | $\begin{aligned} & 00=\text { None } \\ & 01=44.1 \mathrm{kHz} \\ & 10=32.0 \mathrm{kHz} \\ & 11=48.0 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & 000=\mathrm{I}^{2} \mathrm{~S} \\ & 001=\mathrm{RJ} \\ & 010=\mathrm{DSP} \\ & 011=\mathrm{LJ} \\ & 100=\text { Pack Mode } 256 \\ & 101=\text { Reserved } \\ & 110=\text { Reserved } \\ & 111=\text { Reserved } \end{aligned}$ | $\begin{aligned} & 00=24 \text { Bits } \\ & 01=20 \text { Bits } \\ & 10=16 \text { Bits } \\ & 11=\text { Reserved } \end{aligned}$ | $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Power-Down } \end{aligned}$ | $\begin{aligned} & 00=48 \mathrm{kHz} \\ & 01=96 \mathrm{kHz} \\ & 10=192 \mathrm{kHz} \\ & 11=48 \mathrm{kHz} \end{aligned}$ |

Table V. DAC Control 2

| Address | $\mathbf{R} / \overline{\mathbf{W}}$ | RES | Reserved | Function |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Stereo Replicate | Mute DAC |  |  |  |  |  |  |  |
|  |  |  |  |  | Reserved | Reserved | OUTR3 | OUTL3 | OUTR2 | OUTL2 | OUTR1 | OUTL1 |
| $\begin{aligned} & 15,14 \\ & 13,12 \end{aligned}$ | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0001 | 0 | 0 | 0 | $\begin{array}{\|l\|} \hline 0=\text { Off } \\ 1=\text { Replicate } \end{array}$ | 0 | 0 | $\begin{aligned} & 0=\text { On } \\ & 1=\text { Mute } \end{aligned}$ | $\begin{aligned} & 0=\text { On } \\ & 1=\text { Mute } \end{aligned}$ | $\begin{aligned} & 0=\text { On } \\ & 1=\text { Mute } \end{aligned}$ | $\begin{aligned} & 0=\text { On } \\ & 1=\text { Mute } \end{aligned}$ | $\begin{aligned} & 0=\text { On } \\ & 1=\text { Mute } \end{aligned}$ | $\begin{aligned} & 0=\text { On } \\ & 1=\text { Mute } \end{aligned}$ |

Table VI. DAC Volume Control

|  |  |  | Function |
| :--- | :--- | :--- | :--- |
| Address | $\mathbf{R} / \overline{\mathbf{W}}$ | RES | DAC Volume |
| $15,14,13,12$ | 11 | 10 | $9,8,7,6,5,4,3,2,1,0$ |
| $0010=$ DACL1 | 0 | 0 | $0000000000=$ Mute |
| $0011=$ DACR1 |  |  | $0000000001=1 / 1023$ |
| $0100=$ DACL2 |  |  | $0000000010=2 / 1023$ |
| $0101=$ DACR2 |  |  | $111111110=1022 / 1023$ |
| $0110=$ DACL3 |  |  | $111111111=1023 / 1023$ |
| $0111=$ DACR3 |  |  |  |

Table VII. ADC Peak

| Address |  |  | Function |  |
| :--- | :--- | :--- | :--- | :--- |
|  | $\mathbf{R} / \overline{\mathbf{W}}$ | RES | Six Data Bits | Four Fixed <br> Bits |
| $15,14,13,12$ | 11 | 10 | $9,8,7,6,5,4$ | $3,2,1,0$ |
| $1010=$ Left ADC | 1 | 0 | $000000=0.0 \mathrm{dBFS}$ <br> $000001=-1.0 \mathrm{dBFS}$ <br> $000010=-2.0 \mathrm{dBFS}$ | These four <br> bits are <br> always zero. |
| $1011=$ Right ADC |  |  |  | $11111=-63.0 \mathrm{dBFS}$ |

Table VIII. ADC Control 1

| Address | $\mathbf{R} / \overline{\mathbf{W}}$ | RES | Function |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | RES | Filter | $\begin{aligned} & \text { ADC } \\ & \text { Power-Down } \end{aligned}$ | Sample Rate | Reserved |
| 15, 14, 13, 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5, 4, 3, 2, 1, 0 |
| 1100 | 0 | 0 | 0 | $\begin{aligned} & 0=\text { All Pass } \\ & 1=\text { High-Pass } \end{aligned}$ | $\begin{aligned} & 0=\text { Normal } \\ & 1=\text { Power-Down } \end{aligned}$ | $\begin{aligned} & 0=48 \mathrm{kHz} \\ & 1=96 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & 0,0,0,0,0,0 \\ & 0,0,0,0,0,0 \end{aligned}$ |

Table IX. ADC Control 2

| Address | R/ $\overline{\mathbf{W}}$ <br> RES | RES | Function |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Master/Slave Aux Mode | ADC <br> Data Format | ADC DataWord Width | AUXDATA | Reserved | ADC Mute |  |
|  |  |  |  |  |  |  |  | Right | Left |
| 15, 14, 13, 12 | 11 | 10 | 9 | 8, 7, 6 | 5,4 | 3 | 2 | 1 | 0 |
| 1101 | 0 | 0 | $\begin{aligned} & 0=\text { Slave } \\ & 1=\text { Master } \end{aligned}$ | $\begin{array}{\|l\|} \hline 000=\mathrm{I}^{2} \mathrm{~S} \\ 001=\mathrm{RJ} \\ 010=\text { DSP } \\ 011=\mathrm{LJ} \\ 100=\text { Packed } 256 \\ 101=\text { Reserved } \\ 110=\text { Auxiliary } 256 \\ 111=\text { Reserved } \end{array}$ | $\begin{aligned} & 00=24 \text { Bits } \\ & 01=20 \text { Bits } \\ & 10=16 \text { Bits } \\ & 11=\text { Reserved } \end{aligned}$ | $\begin{aligned} & 0=\text { Disabled } \\ & 1=\text { Enabled } \end{aligned}$ | 0 | $\begin{aligned} & 0=\text { On } \\ & 1=\text { Mute } \end{aligned}$ | $\begin{aligned} & 0=\text { On } \\ & 1=\text { Mute } \end{aligned}$ |

Table X. ADC Control 3

|  |  |  |  | Function |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address | $\mathbf{R} / \overline{\mathbf{W}}$ <br> RES | RES | Reserved | IMCLK Clocking Scaling | ADC <br> Peak Readback | DAC <br> Test Mode | ADC <br> Test Mode |
| 15, 14, 13, 12 | 11 | 10 | 9, 8 | 7, 6 | 5 | 4, 3, 2 | 1, 0 |
| 1110 | 0 | 0 | 0, 0 | $\begin{aligned} & 00=\text { MCLK } \times 2 \\ & 01=\text { MCLK } \\ & 10=\text { MCLK } \times 2 / 3 \\ & 11=\text { MCLK } \times 2 \end{aligned}$ | $\begin{aligned} & 0=\text { Disabled Peak Readback } \\ & 1=\text { Enabled Peak Readback } \end{aligned}$ | $000=$ Normal Mode <br> All others reserved. | $00=$ Normal Mode <br> All others reserved. |



Figure 14. Typical ADC Input Filter Circuit


Figure 15. Typical DAC Output Filter Circuit

## OUTLINE DIMENSIONS

## 52-Lead Plastic Quad Flatpack [MQFP]

 (S-52)Dimensions shown in millimeters


## Revision History

Location Page
8/03-Data Sheet changed from REV. A to REV. B.
Changes to SPECIFICATIONS ..... 3
Changes to Figure 3 ..... 13
Replaced Figure 5 ..... 14
Changes to Table IV ..... 19
Changes to Table IX ..... 20
Changes to Figure 15 ..... 21
Updated OUTLINE DIMENSIONS ..... 22
10/02-Data Sheet changed from REV. 0 to REV. A.
Changes to FUNCTIONAL BLOCK DIAGRAM ..... 1
Changes to SPECIFICATIONS ..... 2
Changes to FUNCTIONAL OVERVIEW section ..... 11
Changes to Figure 15 ..... 21
Changes to OUTLINE DIMENSIONS ..... 22

Downloaded from Elcodis.com electronic components distributor


[^0]:    *Guaranteed by design.

