# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **DESCRIPTION**

The 4570 Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 series using a simple, high-speed instruction set. The computer is equipped with a carrier wave output circuit for remote control, an 8-bit timer with a reload register, a 10-bit timer with a reload register, and an 8-bit timer with two reload registers.

The various microcomputers in the 4570 Group include variations of the built-in memory size. The mask ROM version and One Time PROM version of 4570 Group are produced as shown in the table below.

#### **FEATURES**

- System clock switch function
  - .....f(XIN)/4 or not divided
- Timer 1... 10-bit timer with a reload register and carrier wave output auto-control function


- Power-on reset circuit
- Watchdog timer ...... 16 bits
- Key-on wakeup function (Ports P0, P1, and P4, ON/OFF of port P4 can be switched)
- Pull-up transistor......(Ports P0, P1, and P4, ON/OFF of port P4 can be switched)
- Voltage drop detection circuit
- Clock generating circuit (ceramic resonance)

#### **APPLICATION**

Remote control transmitter


Product	ROM (PROM) size	RAM size	Packago	ROM type
Floduct	(X 10 bits)	(X 4 bits)	Package ROM typ	
M34570M4-XXXFP	4096 words	128 words	36P2R-A	Mask ROM
M34570M8-XXXFP	8192 words	128 words	36P2R-A	Mask ROM
M34570MD-XXXFP	16384 words	128 words	36P2R-A	Mask ROM
M34570E8FP	8192 words	128 words	36P2R-A	One Time PROM
M34570EDFP *	16384 words	128 words	36P2R-A	One Time PROM

<sup>\*:</sup> Under development (Jan. 1999)





#### **BLOCK DIAGRAM**



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### PERFORMANCE OVERVIEW

Parameter			Function		
Number of basic instructions		ions	99		
Minimum instruction execution time		cution time	1.5 $\mu$ s (f(Xin) = 2.0 MHz:system clock = f(Xin): Vdd = 5.0 V)		
			2.86 $\mu$ s (f(Xin) = 4.2 MHz:system clock = f(Xin)/4: Vdd = 5.0 V)		
Memory sizes	ROM M34570M4		4096 words X 10 bits		
		M34570M8	8192 words X 10 bits		
		M34570MD	16384 words X 10 bits		
		M34570E8	8192 words X 10 bits		
		M34570ED	16384 words X 10 bits		
	RAM		128 words X 4 bits		
Input/Output	D0-D9	Output	Ten independent output ports; port D <sub>9</sub> is also used as the Tou⊤ output pin.		
ports	P00-P03	I/O	4-bit I/O port; every pin of the ports has a key-on wakeup function and a pull-up function.		
	P10-P13	I/O	4-bit I/O port; every pin of the ports has a key-on wakeup function and a pull-up function.		
	P20, P21	Input	2-bit input port, port P21 is also used as INT input pin.		
	P30-P33	I/O	4-bit I/O port		
	P40-P43	Input	4-bit input port; both pull-up function and key-on wakeup function can be switched by software.		
	CARR	Output	1-bit output port (CMOS output)		
	Тоит	Output	1-bit output pin; Toυτ output pin is also used as port D <sub>9</sub> .		
	INT	Input	1-bit input pin with a key-on wakeup function. INT input pin is also used as port P21.		
Timers	Timer 1		10-bit timer with a reload register and carrier wave output auto-control function		
	Timer 2		8-bit timer with a reload register		
	Timer 3		8-bit timer with two reload registers and carrier wave generation function		
Interrupt	Sources		4 (one for external and three for timer)		
	Nesting		1 level		
Subroutine nes	sting		8 levels (however, only 7 levels can be used when an interrupt is used or the TABP p instruction		
			is executed)		
Device structure			CMOS silicon gate		
Package			36-pin plastic molded SSOP		
Operating temperature range		ange	–20 °C to 70 °C		
Supply voltage	•		2.0 V to 5.5 V for mask ROM version (2.5 V to 5.5 V for One Time PROM version)		
Power	at active		1.3 mA $(f(Xin) = 4.2 \text{ MHz: system clock} = f(Xin)/4, Vdd=5.0 \text{ V})$		
dissipation			0.5 mA (f(XIN) = 1.0 MHz: system clock = f(XIN), VDD=3.0 V)		
(typical value)	at RAM b	ack-up	0.1 μA (Ta=25 °C, V <sub>DD</sub> =5V, typical value)		

#### **DEFINITION OF CLOCK AND CYCLE**

#### System clock

The system clock is the basic clock for controlling this product. The system clock can be selected by bit 3 of the clock control register MR as shown in the table below.

#### Table Selection of system clock

MRз	System clock
0	f(XIN)
1	f(XIN)/4

Note: f(XIN)/4 is selected immediately after system is released from reset.

#### Instruction clock

The instruction clock is the standard clock for controlling CPU. The instruction clock is a signal derived from dividing the system clock by 3. The one cycle of the instruction clock is equivalent to the one machine cycle.

#### Machine cycle

The machine cycle is the standard cycle required to execute the instruction.



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### **PIN DESCRIPTION**

Pin	Name	Input/Output	Function
Vdd	Power supply	_	Connected to a plus power supply.
Vss	Ground	_	Connected to a 0 V power supply.
CNVss	CNVss	Input	Connect CNVss to Vss and apply "L" (0V) to CNVss certainly.
RESET	Reset input	I/O	An N-channel open-drain I/O pin for a system reset. A pull-up transistor and a
			capacitor are built-in this pin. When the watchdog timer causes the system to be
			reset or the low-supply voltage is detected, the RESET pin outputs "L" level.
XIN	Clock input	Input	I/O pins of the clock generating circuit. Connect a ceramic resonator between XIN
Хоит	Clock output	Output	pin and Xou⊤ pin. A feedback resistor is built-in between them.
D0-D9	Output port D	Output	Each pin of port D has an independent 1-bit wide output function. Port D <sub>9</sub> is also
			used as Τουτ output pin. The output structure is N-channel open-drain.
P00-P03	I/O port P0	I/O	4-bit I/O port. It can be used as an input port when the output latch is set to "1."
			The output structure is N-channel open-drain. Every pin of the ports has a key-on
			wakeup function and a pull-up function.
P10-P13	I/O port P1	I/O	4-bit I/O port. It can be used as an input port when the output latch is set to "1."
			The output structure is N-channel open-drain. Every pin of the ports has a key-on
			wakeup function and a pull-up function.
P20, P21	Input port P2	I/O	2-bit input port. Port P21 is also used as the INT input pin.
P30-P33	I/O port P3	I/O	4-bit I/O port. It can be used as an input port when the output latch is set to "1."
			The output structure is N-channel open-drain.
P40-P43	Input port P4	Input	4-bit input port. Every pin of the ports has a key-on wakeup function and a pull-up
			function. Both functions can be switched by software.
CARR	Carrier wave output	Output	Carrier wave output pin for remote control transmit. The output structure is the
	for remote control		CMOS circuit.
INT	Interrupt input	Input	INT input pin accepts an external interrupt and has a key-on wakeup function. INT
			input pin is also used as port P21.
Тоит	Timer output	Output	Tou⊤ output pin has the function to output the timer 2 underflow signal divided by
			2. Tou⊤ output pin is also used as port D <sub>9</sub> .
VDCE	Voltage drop	Input	VDCE pin is used to control the operation/stop of the voltage drop detection circuit.
	detection circuit		The circuit is operating when "H" level is input to the VDCE pin. It is stopped when
	enable		"L" level is input to this pin.



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### MULTIFUNCTION

Pin	Multifunction	Pin	Multifunction
D9	Тоит	Тоит	D9
P21	INT	INT	P2 <sub>1</sub>

Notes 1: Pins except above have just single function.

#### **CONNECTIONS OF UNUSED PINS**

Pin	Connection	Pin	Connection
D0-D8	Connect to Vss, or set the output latch to	P30-P33	Connect to Vss, or set the output latch to
D9/Тоит	"0" and open.		"0" and open.
P00-P03	Set the output latch to "1" and open.	P40-P43	Connect to Vss (Note 2) or open (Note 3).
P10-P13		CARR	Open.
P20, P21/INT	Connect to Vss (Note 1).		

- Notes 1: When the P21/INT pin is connected to Vss pin, set the return level to "H" level by software (interrupt control register I12="1"). When the P21/INT pin is connected to Vss pin while the return level is set to "L" level, system returns from RAM back-up state immediately after system enters the RAM back-up state.
  - 2: In order to connect ports P4o-P43 to Vss, turn off their pull-up transistors (pull-up control register PU0i="0") by software and also invalidate the key-on wakeup functions (key-on wakeup control register K0i="0"). When these pins are connected to Vss while the key-on wakeup functions are left valid, the system fails to return from RAM back-up state. In order to make these pins open, turn on their pull-up transistors (register PU0i="1") by software (i = 0, 1, 2, 3). Be sure to select the key-on wakeup function and the pull-up function with every one port.

  - 3: In order to make ports P40-P43 open, turn on their pull-up transistors (register PU0i = "1") by software (i = 0, 1, 2, 3).

(Note in order to set the output latch to "0" or "1" or make pins open)

- After system is released from reset, a port is in a high-impedance state until the output latch of the port is set to "0" by software. Accordingly, the voltage level of pins is undefined and the excess of the supply current may occur.
- To set the output latch periodically is recommended because the value of output latch may change by noise or a program run away (caused by noise).

(Note in order to connect unused pins to Vss)

• To avoid noise, connect the unused pins to Vss at the shortest distance using a thick wire.

#### PORT FUNCTION


Port	Pin	Input/	Output atrustura	Control	Control	Control	Danasil
Port	FIII	Output	Output structure	bits	instructions	registers	Remark
Port D	Do-D8, D9/Tout	Output	N-channel open-drain	1	SD	W22	W22 controls the switch of D9/
		(10)			RD		Tout pin
					CLD		
Port P0	P00-P03	I/O	N-channel open-drain	4	OP0A		Pull-up functions
		(4)			IAP0		Key-on wakeup functions
Port P1	P10-P13	I/O	N-channel open-drain	4	OP1A		Pull-up functions
		(4)			IAP1		Key-on wakeup functions
Port P2	P20	Input		2	IAP2		
		(2)			SNZI0		
	P21/INT				(Note)		Key-on wakeup function
Port P3	P30-P33	I/O	N-channel open-drain	4	OP3A		
					IAP3		
Port P4	P40-P43	Input		4	IAP4	PU0	Pull-up functions
		(4)				K0	(programmable)
							Key-on wakeup functions
							(programmable)

Note: Level of the P21/INT pin can be examined with the SNZI0 instruction.




<sup>2:</sup> The port D<sub>9</sub> is the output port and port P2<sub>1</sub> is the input port.

#### **PORT BLOCK DIAGRAMS**



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

### **PORT BLOCK DIAGRAMS (continued)**



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## FUNCTION BLOCK OPERATIONS CPU

#### (1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.

#### (2) Register A and carry flag (CY)

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 1).

It is unchanged with both A n instruction and AM instruction. The value of  $A_0$  is stored in carry flag CY with the RAR instruction (Figure 2).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

#### (3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A. Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 3).

#### (4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 4).




Fig. 1 AMC instruction execution example




Fig. 2 RAR instruction execution example




Fig. 3 Registers A, B and register E




Fig. 4 TABP p instruction execution example



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### (5) Stack registers (SKs) and stack pointer (SP)

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- · performing a subroutine call, or
- · executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used when using an interrupt service routine or when executing a table reference instruction. Accordingly, be careful not to stack over when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction. Figure 5 shows the stack registers (SKs) structure.

Figure 6 shows the example of operation at subroutine call.

#### (6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine.

Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

#### (7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.




Fig. 5 Stack registers (SKs) structure




Fig. 6 Example of operation at subroutine call

#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### (8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PC<sub>H</sub> (most significant bit to bit 7) which specifies to a ROM page and PC<sub>L</sub> (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 7).

Make sure that the PC ${\rm H}$  does not specify after the last page of the built-in ROM.

#### (9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 8).

Register Y is also used to specify the port D bit position. When using port D, set the port D bit position to register Y certainly and execute the SD or RD instruction (Figure 9).




Fig. 7 Program counter (PC) structure




Fig. 8 Data pointer (DP) structure




Fig. 9 SD instruction execution example



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **PROGRAM MEMORY (ROM)**

1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 1 shows the ROM size and pages. Figure 10 shows the ROM map of M34570M8.

Table 1 ROM size and pages

Product	ROM size	Doggo	
Ploduct	(X 10 bits)	Pages	
M34570M4	4096 words	32 (0 to 31)	
M34570M8	8192 words	64 (0 to 63)	
M34570E8	8192 words	64 (0 to 63)	
M34570MD	16384 words	128 (0 to 127)	
M34570ED	16384 words	128 (0 to 127)	

Note: When the TABP instruction is executed after executing the SBK instruction, data in pages 64 to 127 can be referred. When the TABP instruction is executed after executing the RBK instruction, data in pages 0 to 63 can be referred.

A top part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 11). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 9 to 0) of all addresses can be used as data areas with the TABP p instruction.




Fig. 10 ROM map of M34570Mx




Fig. 11 Interrupt address page (addresses 008016 to 00FF16) structure

#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **DATA MEMORY (RAM)**

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM.

Table 2 shows the RAM size. Figure 12 shows the RAM map.

#### Table 2 RAM size

Product	RAM size			
M34570Mx	420da W. 4 hita (540 hita)			
M34570Ex	128 words X 4 bits (512 bits)			




Fig. 12 RAM map



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied.

- Interrupt enable flag (INTE) = "1" (Interrupt enabled)
- Interrupt enable bit = "1" (Interrupt request occurrence enabled)
- An interrupt activated condition is satisfied (request flag = "1")

Table 3 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

#### (1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

#### (2) Interrupt enable bits (V10-V13, V20-V23)

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt request or skip instruction.

Table 4 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 5 shows the interrupt enable bit function.

#### (3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- the next instruction is skipped with a skip instruction.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 3.

#### **Table 3 Interrupt sources**

Priority	late would be a see	A ativista di apposition	Interrupt
level	Interrupt name	Activated condition	address
1	External 0 interrupt	Level change of	Address 0
		INT pin	in page 1
2	Timer 1 interrupt	Timer 1 underflow	Address 4
			in page 1
3	Timer 2 interrupt	Timer 2 underflow	Address 6
			in page 1
4	Timer 3 interrupt	Timer 3 underflow	Address 8
			in page 1

Table 4 Interrupt request flag, interrupt enable bit and skip instruction

Interrupt name	Request flag	Enable bit	Skip instruction
External 0 interrupt	EXF0	V10	SNZ0
Timer 1 interrupt	T1F	V12	SNZT1
Timer 2 interrupt	T2F	V13	SNZT2
Timer 3 interrupt	T3F	V20	SNZT3

#### Table 5 Interrupt enable bit function

Interrupt enable bit	Occurrence of interrupt request	Skip instruction
1	Enabled	Invalid
0	Disabled	Valid



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### (4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 14).

- Program counter (PC)
  - An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE)
- INTE flag is cleared to "0" so that interrupts are disabled.
- · Interrupt request flag
  - Only the request flag for the current interrupt source is cleared to "0."
- Data pointer, carry flag, skip flag, registers A and B
   The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

#### (5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after a branch to a sequence for storing data into stack register is performed. Write the branch instruction to an interrupt service routine at an interrupt address.

Use the RTI instruction to return to main routine.

Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning to the main routine. (Refer to Figure 13)




Fig. 13 Program example of interrupt processing




Fig. 14 Internal state when interrupt occurs




Fig. 15 Interrupt system diagram



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### (6) Interrupt control register

● Interrupt control register V1
Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

Interrupt control register V2
 Interrupt enable bit of timer 3 is assigned to register V2.

 Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

#### Table 6 Interrupt control register

	Interrupt control register V1	at r	reset: 00002	RAM back-up : 00002	R/W
V13	Timer 2 interrupt enable bit	0	Interrupt disabled (	SNZT2 instruction is valid)	
V 13	V 13 Timer 2 interrupt enable bit	1	Interrupt enabled (	SNZT2 instruction is invalid)	
V12	V12 Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)		
V 12	Timer Timerrupt enable bit	1	Interrupt enabled (	SNZT1 instruction is invalid)	
V1 <sub>1</sub>	Not used	0	This bit has no function, but read/write is enabled.		
V 11	Not used	1			
V10	External 0 interrupt enable bit	0	Interrupt disabled (	SNZ0 instruction is valid)	
V 10		1	Interrupt enabled (	SNZ0 instruction is invalid)	

	Interrupt control register V2	at reset: 00002		at RAM back-up : 00002	R/W	
V23	Not used	0				
V 23	V23 Not used	1	This bit has no function, but read/write is enabled.			
V22	Not used	0	This bit has no function, but read/write is enabled.			
V Z 2	Not useu	1				
V21	Not used	0	This bit has no function, but read/write is enabled.			
٧٧١	Not used	1				
V20	Timer 3 interrupt enable bit	0	Interrupt disabled (SNZT3 instruction is valid)			
V Z 0		1	Interrupt enabled (S	SNZT3 instruction is invalid)		

Note: "R" represents read enabled, and "W" represents write enabled.



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### (7) Interrupt sequence

Interrupts occur only when the respective INTE flag, interrupt enable bits (V10–V13 and V20–V23), and interrupt request flags (EXF0, T1F, T2F, T3F) are "1." The interrupt actually occurs 2 to 3 machine cycles after the cycle in which all three

conditions are satisfied. The interrupt occurs after 3 machine cycles only when the three interrupt conditions are satisfied on execution of instructions other than one-cycle instructions (Refer to Figure 16).




Fig. 16 Interrupt sequence

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **EXTERNAL INTERRUPTS**

An external interrupt request occurs when a valid waveform (= waveform causing the external 0 interrupt) is input to an interrupt input pin (edge detection).

The external 0 interrupt can be controlled with the interrupt control register I1.

Table 7 External interrupt activated condition

Name	Input pin	Valid waveform	Valid waveform selection bit (I12)
External 0 interrupt	P21/INT	Falling waveform ("H"→"L")	0
		Rising waveform ("L"→"H")	1




Fig. 17 External interrupt circuit structure

#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### (1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to P21/INT pin.

The valid waveforms causing the interrupt must be retained at their level for 4 cycles or more of the system clock (Refer to Figure 16).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

The P21/INT pin need not be selected the external interrupt input INT function or the normal input port P21 function. However, the EXF0 flag is set to "1" when a valid waveform is input to P21/INT pin even if it is used as an input port P21.

#### External 0 interrupt activated condition

External 0 interrupt activated condition is satisfied when a valid waveform is input to P21/INT pin.

The valid waveform can be selected from rising waveform or falling waveform. An example of how to use the external 0 interrupt is as follows.

- ① Select the valid waveform with the bit 2 of register I1.
- 2 Clear the EXF0 flag to "0" with the SNZ0 instruction.
- ③ Set the NOP instruction for the case when a skip is performed with the SNZ0 instruction.
- Set both the external 0 interrupt enable bit (V1o) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the P21/INT pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

#### (2) External interrupt control register

#### • Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt, the return level (valid level of wakeup signal) from the RAM back-up and P21/INT pin function. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

#### Table 8 External interrupt control register

	Interrupt control register I1		reset : 00002	at RAM back-up : state retained	R/W
l13	Not used	0	This his has a few after his transition in the state of		
113	Not used	1	This bit has no function, but read/write is enabled.		
		0	Falling waveform ("	L" level of INT pin is recognized with t	he SNZI0
<b>I1</b> 2	Interrupt valid waveform for INT pin/return		instruction)/"L" leve	el .	
112	level selection bit (Note 2)	1	Rising waveform ("H" level of INT pin is recognized with the instruction)/"H" level		he SNZI0
l1 <sub>1</sub>	Not used	0	This bit has no function, but read/write is enabled.		
111	Not used	1	This bit has no fund	ction, but read/write is enabled.	
11.0	Not used	0	This bit has no function, but read/write is enabled.		
<b>I1</b> 0	Not used	1			

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: Depending on the input state of P21/INT pin, the external interrupt request flag EXF0 may be set to "1" when the contents of I12 is changed. Accordingly, set a value to bit 2 of register I1 and execute the SNZ0 instruction to clear the EXF0 flag after executing at least one instruction.



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **TIMERS**

The 4570 Group has the programmable timers and a fixed dividing frequency timer.

#### Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a set value n. When it underflows (count to n+1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

#### Fixed dividing frequency timer

The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" every n count of a count pulse.




Fig. 18 Auto-reload function

#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

The 4570 Group timer consists of the following circuits.

- · Prescaler: frequency divider
- Timer 1:10-bit programmable timer with the interrupt function and the carrier wave output auto-control function
- Timer 2 : 8-bit programmable timer with the interrupt function
- Timer 3 : 8-bit programmable timer with the interrupt function and the carrier wave generation function
- 16-bit timer

Prescaler, timer 1, timer 2 and timer 3 can be controlled with the timer control registers W1, W2 and W3.

16-bit timer is the free-run counter without the control register. Each function is described below.

#### **Table 9 Function related timers**

Circuit	Structure Count source		Frequency	Use of output signal	Control
S. San			dividing ratio		register
Prescaler	Frequency divider	Instruction clock	4, 8	• Timer 1, 2 and 3 count sources	W1
Timer 1	10-bit programmable	Prescaler output (ORCLK)	1 to 1024	Timer 1 interrupt	W1
	binary down counter	Carrier wave generating circuit		Carrier wave output auto-control	(W5)
		output (CARRY)		Timer 2 count source	
Timer 2	8-bit programmable	Prescaler output (ORCLK)	1 to 256	Timer 2 interrupt	W2
	binary down counter	Timer 1 underflow		Timer 3 count source	
		Instruction clock		• Tout output	
		16-bit timer underflow			
Timer 3	8-bit programmable	Prescaler output (ORCLK)	1 to 256	Timer 3 interrupt	W3
	binary down counter	Timer 2 underflow		Timer 1 count source	
		• f(Xin) or f(Xin)/2		Carrier wave	
16-bit timer	16-bit fixed	Instruction clock	65536	Watchdog timer	
	dividing frequency			(15-th bit output is counted	
				twice.)	
				Timer 2 count source	
				(16-bit timer underflow)	



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER




Fig. 19 Timers structure

#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

**Table 10 Timer control registers** 

	Timer control register W1	at	reset: 00002	at RAM back-up : 00002	R/W
W13	Prescaler control bit	0	Stop (prescaler state initialized)		
VV 13	Prescaler control bit	1	Operating		
W12	MA Proceeding Political and Consider the	0	Instruction clock divided by 4		
VV 12	Prescaler dividing ratio selection bit	1	Instruction clock divided by 8		
\\\\\	Timer 1 count course colection bit	0	Prescaler output (O	RCLK)	
VV I 1	W1 <sub>1</sub> Timer 1 count source selection bit	1	Carrier output (CARRY)		
W10	Timer 1 control bit	0	Stop (state retained)		
VV10	Timer 1 control bit	1	Operating		

	Timer control register W2	at		reset : 00002	at RAM back-up : state retained	R/W
W23	Timer 2 control bit	(	0 Stop (state retained)		)	
VV23	Timer 2 control bit	1		Operating		
W22	Port D9/Tout pin function selection bit	0		Port D <sub>9</sub>		
VVZ2	Port D9/1001 piii function selection bit		l	Tout pin		
	Timer 2 count source selection bits	W21	W20	Count source		
W21		0	0	Prescaler output (ORCLK)		
		0	1	Timer 1 underflow signal		
W20		1	0	Instruction clock		
		1	1	16-bit timer underflow signal		

	Timer control register W3	at		reset : 00002	at RAM back-up : state retained	R/W
W33	Timer 3 control bit	(	)	Stop (state retained	)	
VV33	Timer 3 control bit	•	1	Operating		
W32	Not used		) 1	This bit has no func	tion, but read/write is enabled.	
	Timer 3 count source selection bits	W31	W30		Count source	
W31		0	0	Timer 2 underflow signal		
		0	1	Prescaler output (ORCLK)		
W30		1	0	f(Xin) or f(Xin)/2		
		1	1	Not available		

Timer count value store register W5	at reset : 002	at RAM back-up : state retained	R/W
1			

2-bit register. The contents of the high-order 2 bits (bits 9 and 8) of the 10-bit ROM pattern at address (D<sub>2</sub>D<sub>1</sub>D<sub>0</sub>A<sub>3</sub>A<sub>2</sub>A<sub>1</sub>A<sub>0</sub>) in page p specified by registers D and A is stored in this register W5 with the TABP p instruction.

In addition, data can be transferred between the low-order 2 bits of register A and this register W5 with the TW5A or TAW5 instruction. Data can be read/written to/from the high-order 2 bits of timer 1 with the T1AB or TAB1 instruction.

Note: "R" represents read enabled, and "W" represents write enabled.



#### (1) Timer control registers

#### Timer control register W1

Register W1 controls the count source and count operation of timer 1, the frequency dividing ratio and count operation of prescaler. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

#### Timer control register W2

Register W2 controls the count operation and count source of timer 2 and D9/TouT pin function. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

#### Timer control register W3

Register W3 controls the count operation and count source of timer 3. Set the contents of this register through register A with the TW3A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

#### ■ Timer count value store register W5

2-bit register. The contents of the high-order 2 bits (bits 9 and 8) of the 10-bit ROM pattern at address in page p specified by registers D and A is stored in this register W5 with the TABP p instruction.

In addition, data can be transferred between the low-order 2 bits of register A and this register W5 with the TW5A or TAW5 instruction. Data can be read/written to/from the high-order 2 bits of timer 1 with the T1AB or TAB1 instruction.

#### (2) Precautions

Note the following for the use of timers.

#### Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

#### Count source

Stop timer 1, 2 or 3 counting to change its count source.

Reading the timer count value

Stop each of the timers and then execute the TAB1, TAB2 or TAB3 instruction to read timer 1, 2 or 3 data.

#### Writing to reload register R1

When writing data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Writing to reload register R3H

When writing data to reload register R3H while timer 3 is operating, avoid a timing when timer 3 underflows.

#### (3) Prescaler

Prescaler is a frequency divider. Its frequency dividing ratio can be selected. The count source of prescaler is the instruction clock.

Use the bit 2 of register W1 to select the prescaler dividing ratio and the bit 3 to start and stop its operation. When the bit 3 of register W1 is cleared to "0," prescaler is initialized, and the output signal (ORCLK) stops.

#### (4) Timer 1 (interrupt function)

Timer 1 is a 10-bit binary down counter with the timer 1 reload register (R1). The 10-bit data can be set in timer 1 through registers A, B and W5. Set bits 0 to 3 to register A, bits 4 to 7 to register B and bits 8 to 9 to register W5 to set data to timer 1. Also, ROM pattern (bits 0 to 9) can be set to registers A, B and W5 with the TABP p instruction. Execute the T1AB instruction to set data in timer 1.

When timer 1 stops, 10-bit data can be set simultaneously in timer 1 and the reload register (R1) with the T1AB instruction. When timer 1 is operating, data can be set only in the reload register (R1) with the T1AB instruction.

When setting the next count data to reload register R1 while timer 1 is operating, be sure to set data before timer 1 underflows.

Timer 1 starts counting after the following process;

- ① set data in timer 1.
- 2 select the count source with bit 1 of register W1,
- 3 set the bit 0 of register W1 to "1."

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload function).

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 1023).

Data can be read from timer 1 to registers A, B and W5. Stop counting and then execute the TAB1 instruction to read its data.

#### (5) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary counter with the timer 2 reload register (R2). Data can be set simultaneously in timer 2 and the reload register (R2) with the TAB2 instruction. Also, data can be set only in the reload register (R2) with the TR2AB instruction.

Timer 2 starts counting after following process;

- ① set data in timer 2,
- 2 select the count source with bits 0 and 1 of register W2,
- 3 set the bit 3 of register W2 to "1."

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2, and count continues (auto-reload function).

When a value set in reload register R2 is n, timer 2 divides the count source signal by n+1 (n = 0 to 255).

Data can be read from timer 2 to registers A and B with the TAB2 instruction. Stop counting and then execute the TAB2 instruction to read its data.



#### (6) Timer 3

Timer 3 is an 8-bit binary down counter with the timer 3 reload registers (R3H, R3L). Data can be set simultaneously in timer 3 and the reload register (R3L) with the T3AB instruction. Data can be set in reload register R3H with the T3HAB instruction.

Timer 3 starts counting after the following process;

- ① set data in timer 3,
- ② select the count source with the bits 1 and 0 of register W3.
- 3 set the bit 3 of register W3 to "1."

The  $f(X_{IN})$  or  $f(X_{IN})/2$  is selected as the count source by setting W3<sub>1</sub> to "1" and W3<sub>0</sub> to "0."

When the  $f(X_{IN})$  is selected as the system clock (bit 3 of clock control register MR= "0"),  $f(X_{IN})$  is selected as the count source.

When the  $f(X_{IN})/4$  is selected as the system clock (bit 3 of clock control register MR= "1"),  $f(X_{IN})/2$  is selected as the count source.

Once count is started, when timer 3 underflows (the next count pulse is input after the contents of timer 3 become "0"), the timer 3 interrupt request flag (T3F) is set to "1," new data is loaded from reload register R3H, and count coutinues (autoreload function).

When the timer 3 underflows again after auto-reload is performed, the timer 3 interrupt request flag (T3F) is set to "1" and new data is reloaded from the reload register R3L and count continues. Timer 3 reloads data from reload register R3H or R3L alternately every underflow.

When the T3AB instruction is executed while timer 3 is operating, new data is set in timer 3 and reload register R3L, count is started again at the next machine cycle. At the next underflow, data is reloaded from R3H and count continues regardless that auto-reload is performed from reload register R3H or R3L at the previous underflow.

Data can be read from timer 3 through registers A and B. Stop counting and then execute the TAB3 instruction to read its data. Timer 3 can be also used as the carrier wave generating circuit.

#### (7) Timer output pin (D9/Τουτ)

Timer output pin (D<sub>9</sub>/T<sub>0</sub>U<sub>T</sub>) is used to output the timer 2 underflow signal.

The  $D_9/T_{OUT}$  pin function can be selected by the bit 2 of register W/2

#### (8) Timer interrupt request flags (T1F, T2F, T3F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3).

Use the interrupt control registers V1 and V2 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip instruction.



#### **WATCHDOG TIMER**

Watchdog timer provides a method to reset the system when a program runs wild. Watchdog timer consists of 16-bit timer (WDT), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

Timer WDT starts downcounting the instruction clocks as the count source immediately after system is released from reset. The underflow signal is generated when the count value reaches "000016." This underflow signal can be used as the timer 2 count source.

When the WRST instruction is executed after system is released from reset, the WEF flag is set to "1." At this time, the watchdog timer starts operating.

When the count value of timer WDT reaches "BFFF16" or "3FFF16," WDF1 flag is set to "1." Then, if the WRST instruction is not executed while the timer WDT counts 32767, the WDF2 flag is set to "1" and the RESET pin outputs "L" level to reset the microcomputer. In software using the watchdog timer, make sure that the WRST instruction is executed in 32766 machine cycles or less in order to keep the microcomputer operating normally. To prevent the watchdog timer from stopping in the event of misoperation, the WEF flag is designed not to be initialized once the WRST instruction has been executed. Note also that, if the WRST instruction is never executed, the watchdog timer does not start.




Fig. 20 Watchdog timer function

The contents of the WEF flag, the WDF1 and WDF2 flags and the timer WDT are initialized at the RAM back-up mode.

However, if the WDF2 flag is set to "1" at the same time that the microcomputer enters the RAM back-up mode, system reset may be performed.

When using the watchdog timer and the RAM back-up mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the RAM back-up mode (refer to Figure 21).




Fig. 21 Program example to enter the RAM back-up mode when using the watchdog timer

#### CARRIER WAVE GENERATING CIRCUIT

The 4570 Group has a carrier wave generating circuit that generates the transfer waveform for various remote control carrier wave.

The carrier wave generating circuit outputs the signal inverted every timer 3 underflow (CARRY) from port CARR.

When using the carrier wave generating circuit, select the  $f(X_{IN})$  or  $f(X_{IN})/2$  for the timer 3 count source (W31="1", W30="0"). When the bit 3 of the clock control register MR is "0" (system clock= $f(X_{IN})$ ),  $f(X_{IN})$  is selected as the count source.

When the bit 3 of the clock control register MR is "1" (system  $clock=f(X_{IN})/4$ ),  $f(X_{IN})/2$  is selected as the count source.

Set the count value corresponding to "L" interval of carrier wave output to timer 3 reload register R3L.

Set the count value corresponding to "H" interval of carrier wave output to timer 3 reload register R3H.

Also, timer 1 can auto-control the carrier wave output of port CARR by setting the carrier wave output control register (C2). When timer 3 is stopped, the output level of port CARR is initialized. ("L" level)

#### (1) Carrier wave output control register (C2)

Timer 1 can auto-control the output enable interval and the output disable interval of the carrier wave output from port CARR by setting the bit 0 of register C2 to "1." Set the contents of this register through register A with the TC2A instruction.

The setting of the output enable/disable interval is described below.

- ① Validate the carrier wave output auto-control function (C20="1").
- ② Set the count value ("L" interval of carrier wave output) to timer 3 and reload register R3L.
- ③ Set the count value ("H" interval of carrier wave output) to timer 3 reload register R3H.
- Set the count value (the output enable interval of carrier wave from port CARR) to timer 1.
- Select the carrier wave (W11 = "1") as the timer 1 count source
- 6 Operate timer 1 (W10="1").
- ⑦ Operate timer 3 (W33="1").
- ® Set the next count value (the output disable interval of carrier wave from port CARR) to reload register R1 before timer 1 underflow occurs.

The carrier wave is output from port CARR until the first timer 3 underflow occurs. The output of the carrier wave from port CARR is disabled and the next count value is loaded from reload register R1 to timer 1 by the first timer 1 underflow.

Then, the output of carrier wave is disabled until the second timer 1 underflow occurs. Also, the next enable interval of the carrier wave output can be set by setting the third count value to timer 1 reload register R1 before the second timer 1 underflow occurs.

If the carrier wave output auto-control function is invalidated (C20="0") while the carrier wave output is auto-controlled, the output of port CARR retains the state when the auto-control is invalidated regardless of timer 1 underflow. This state can be terminated by timer 1 stop (W10="0").

When the carrier wave output auto-control function is validated (C20="1") again after it is invalidated (C20="0"), the auto-control of carrier wave output is started again when the next timer 1 underflow occurs.

Stop the timer 3 and invalidate the auto-control function by timer 1 to use the port CARR output contorl bit (C21).

#### (2) Notes when using the carrier wave output auto-control function

- Set the timer 1 and register C2 before timer 3 is started to operate (W33="1").
- Stop the timer 1 (W10="0") after stopping the timer 3 (W33="0") while the carrier wave output is disabled in order to stop the carrier wave output auto-control operation.
- If the carrier wave output auto-control function is invalidated (C20="0") while the carrier wave output is auto-controlled, the output of port CARR retains the state when the autocontrol is invalidated regardless of timer 1 underflow.

When the carrier wave output auto-control function is validated (C20="1") again after it is invalidated (C20="0"), the auto-control by timer 1 is validated again when the next timer 1 underflow occurs.

However, when the carrier wave output auto-control bit (C20) is changed during timer 1 underflow, the error-operation may occur.

 When the carrier wave output auto-control function is selected, use the carrier wave CARRY as the timer 1 count source.

If the ORCLK is used as the count source, a short pulse may occur in port CARR output because ORCLK is not synchronized with the carrier wave.

• When the carrier wave output auto-control function is selected and data is set to reload register R1 while timer 1 is operating, avoid the timing that the contents of timer 1 becomes "0" to execute the T1AB instruction.

Table 11 Carrier wave output control register

Ca	rrier wave output control register C2	at reset : 002		at RAM back-up : 002	W
C21 Port CARR output control bit		0	Port CARR "L" level output		
C21 Fort CARR output control bi	Tott CARR output control bit	1	Port CARR "H" level output		
Cas	C20 Carrier wave output auto-control bit	0	Auto-control output by timer 1 is invalid		
C20		1	Auto-control output	by timer 1 is valid	

Note: "W" represents write enabled.



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER




Fig. 22 Carrier wave output auto-control by timer 1

#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **RESET FUNCTION**

System reset is performed by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied:

 the value of supply voltage is the minimum value or more of the recommended operating conditions.

Then when "H" level is applied to RESET pin, software starts from address 0 in page 0.




Fig. 23 Reset release timing




Fig. 24 RESET pin input waveform and reset operation

#### (1) Power-on reset

Reset can be automatically performed at power on (poweron reset) by the built-in power-on reset circuit. When the builtin power-on reset circuit is used, the time for the supply voltage to reach the minimum operating voltage must be set to 100  $\mu s$  or less. If the rising time exceeds 100  $\mu s$ , connect a capacitor between the  $\overline{\text{RESET}}$  pin and Vss at the shortest distance, and input "L" level to  $\overline{\text{RESET}}$  pin until the value of supply voltage reaches the minimum operating voltage.




Fig. 25 Power-on reset circuit example



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### (2) Internal state at reset

Table 12 shows port state at reset, and Figure 26 shows internal state at reset (they are retained after system is released from reset).

The contents of timers, registers, flags and RAM except those shown in Figure 26 are undefined, so set the initial values to them.

Table 12 Port state at reset

Name	Function	State
Do-D8, D9/Touт	Do-D8, D9	High impedance (Note 1)
P00-P03	P00-P03	(11)) (1/1 ) Level (New A)
P10-P13	P10-P13	"H" (Vdd) level (Note 1)
P20, P21/INT	P20, P21	High impedance
P30-P33	P30-P33	High impedance (Note 1)
P40-P43	P40-P43	High impedance (Note 2)
CARR	CARR	"L" (Vss) level

Notes 1: Output latch is set to "1."

2: The pull-up transistor is turned off.

Program counter (PC)	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
Address 0 in page 0 is set to program counter.	
Interrupt enable flag (INTE)	0 (Interrupt disabled)
Power down flag (P)	0
External 0 interrupt request flag (EXF0)	0
Interrupt control register V1	0 0 0 0 0 (Interrupt disabled)
Interrupt control register V2	0 0 0 0 0 (Interrupt disabled)
Interrupt control register I1	
Timer 1 interrupt request flag (T1F)	0
Timer 2 interrupt request flag (T2F)	0
Timer 3 interrupt request flag (T3F)	0
Watchdog timer flags (WDF1, WDF2)	0
Watchdog timer enable flag (WEF)	0
Timer control register W1	0 0 0 0 0 (Prescaler and timer 1 stopped)
Timer control register W2	0 0 0 0 0 (Timer 2 stopped)
Timer control register W3	
Timer count value store register W5	0 0
Clock control register MR	1 0 0 0
8-bit general-purpose register SI	$ \boxed{0 \ \ 0 \ \ 0 \ \ 0 \ \ 0 \ \ 0}$
Carrier wave output control register C2	0 0
Key-on wakeup control register K0	0 0 0 0
Pull-up control register PU0	0 0 0 0
Carry flag (CY)	0
Register A	0 0 0 0
Register B	0000
Register D	X X X
Register E	X X X X X X X X X X
Register X	0 0 0 0
Register Y	0 0 0 0
Register Z	X X
Stack pointer (SP)	
	·

Fig. 26 Internal state at reset



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **VOLTAGE DROP DETECTION CIRCUIT**

The built-in voltage drop detection circuit is designed to detect a drop in voltage and to reset the microcomputer if the supply voltage drops below a set value.

The voltage drop detection circuit is not operated at the RAM back-up mode.




Fig. 27 Voltage drop detection reset circuit




Fig. 28 Voltage drop detection circuit operation waveform

#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **RAM BACK-UP MODE**

The 4570 Group has the RAM back-up mode.

When the EPOF and POF instructions are executed continuously, system enters the RAM back-up state.

The POF instruction is equivalent to the NOP instruction when the EPOF instruction is not executed before the POF instruction. As oscillation is stopped retaining RAM, the function of reset circuit and states at RAM back-up mode, power dissipation can be reduced without losing the contents of RAM.

Table 13 shows the function and states retained at RAM backup. Figure 29 shows the state transition.

#### (1) Identification of the start condition

Warm start (return from the RAM back-up mode) or cold start (return from the normal reset state) can be identified by examining the state of the power down flag (P) with the SNZP instruction.

#### (2) Warm start condition

When the external wakeup signal is input after the system enters the RAM back-up mode by executing the EPOF and POF instructions continuously, the CPU starts executing the software from address 0 in page 0. In this case, the P flag is "1."

#### (3) Cold start condition

The CPU starts executing the software from address 0 in page 0 when;

- reset pulse is input to RESET pin, or
- · reset by watchdog timer is performed, or
- voltage drop detection circuit detects the voltage drop. In this case, the P flag is "0."

Table 13 Functions and states retained at RAM back-up

Function	RAM back-up	
Program counter (PC), registers A, B,	×	
carry flag (CY), stack pointer (SP) (Note 2)		
Contents of RAM	0	
Port level	0	
Clock control register MR	0	
Timer control register W1	×	
Timer control registers W2, W3	0	
Timer count value store register W5	0	
Interrupt control registers V1, V2	×	
Interrupt control register I1	0	
Carrier wave output control register C2	×	
8-bit general-purpose register SI	0	
Timer 1 function	×	
Timer 2 function	(Note 3)	
Timer 3 function	(Note 3)	
Pull-up control register PU0	0	
Key-on wakeup control register K0	0	
External 0 interrupt request flag (EXF0)	×	
Timer 1 interrupt request flag (T1F)	×	
Timer 2 interrupt request flag (T2F)	(Note 3)	
Timer 3 interrupt request flag (T3F)	(Note 3)	
Watchdog timer flag 1 (WDF1)	X (Note 4)	
Watchdog timer flag 2 (WDF2)	X (Note 4)	
Watchdog timer enable flag (WEF)	X (Note 4)	
16-bit timer (WDT)	X (Note 4)	
Interrupt enable flag (INTE)	×	

Notes 1: "O" represents that the function can be retained, and "X" represents that the function is initialized.

Registers and flags other than the above are undefined at RAM back-up, and set an initial value after returning.

- 2: The stack pointer (SP) points the level of the stack register and is initialized to "1112" at RAM back-up.
- 3: The state of the timer is undefined.
- 4: Initialize the watchdog timer with the WRST instruction, and then execute the EPOF and POF instructions.



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### (4) Return signal

An external wakeup signal is used to return from the RAM back-up mode because the oscillation is stopped. Table 14 shows the return condition for each return source.

#### (5) Port P4 control registers

Key-on wakeup control register K0
Register K0 controls the port P4 key-on wakeup function.
Set the contents of this register through register A with
the TK0A instruction. In addition, the TAK0 instruction can
be used to transfer the contents of register K0 to register
A.

• Pull-up control register PU0

Register PU0 controls the ON/OFF of the port P4 pull-up transistor. Set the contents of this register through register A with the TPU0A instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.

#### Table 14 Return source and return condition

	Ret	turn source	Return condition	Remarks
Γ	٦	Ports P0, P1	Return by an external falling edge	Port P0 shares the falling edge detection circuit with ports P1 and P4.
p signal		and P4	input ("H"→"L").	Key-on wakeup functions of ports P0 and P1 are always valid. The key-
				on wakeup function valid/invalid of port P4 can be controlled with register
3	wakeup			K0. Set the port using the key-on wakeup function selected to "H" level
	wa			before going into the RAM back-up mode.
	nal	P21/INT pin	Return by an external "H" level or	Select the return level ("L" level or "H" level) with the bit 2 of register I1
External		"L" level input.	according to the external state before going into the RAM back-up mode.	
	Ű		The EXF0 flag is not set.	



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER




Fig. 29 State transition




Fig. 30 Set source and clear source of the P flag




Fig. 31 Start condition identified example using the SNZP instruction

Table 15 Key-on wakeup control register and pull-up control register

Key-on wakeup control register K0		at reset : 00002		at RAM back-up : state retained	R/W
K03	Port P4 <sub>3</sub> key-on wakeup	0	Key-on wakeup not used		
K03	control bit	1	Key-on wakeup used		
1/0-	Port P42 key-on wakeup	0	Key-on wakeup not used		
K02	control bit	1	Key-on wakeup used		
K0 <sub>1</sub>	Port P4 <sub>1</sub> key-on wakeup	0	Key-on wakeup not used		
KU1	control bit	1	Key-on wakeup use	d	
K00	Port P4 <sub>0</sub> key-on wakeup	0	Key-on wakeup not used		
KU0	control bit	1	Key-on wakeup use	d	

Pull-up control register PU0		at reset : 00002		at RAM back-up : state retained	R/W
DI IO	Port P43 pull-up transistor	0	Pull-up transistor OFF		
PU03	control bit	1	Pull-up transistor ON		
DI IO-	Port P42 pull-up transistor	0	Pull-up transistor OFF		
PU02	control bit	1	Pull-up transistor ON		
DI IO	Port P41 pull-up transistor	0	Pull-up transistor OFF		
PU01	control bit		Pull-up transistor O	N	
DI IO	Port P40 and P01 pull-up transistor	0	Pull-up transistor O	FF	
PU0₀	control bit	1	Pull-up transistor O	N	

Note: "R" represents read enabled, and "W" represents write enabled.



#### **CLOCK CONTROL**

The clock control circuit consists of the following circuits.

- Clock generating circuit
- Control circuit to stop the clock oscillation
- System clock selection circuit
- Instruction clock generating circuit
- Control circuit to return from the RAM back-up mode




Fig. 32 Clock control circuit structure

Clock signal f(XIN) is obtained by externally connecting a ceramic resonator. Connect this external circuit to pins XIN and XOUT at the shortest distance. A feedback resistor is built-in between pins XIN and XOUT.

#### **ROM ORDERING METHOD**

Please submit the information described below when ordering Mask ROM.

- (1) M34570M4-XXXFP Mask ROM Order Confirmation Form, M34570M8-XXXFP Mask ROM Order Confirmation Form, or M34570MD-XXXFP Mask ROM Order Confirmation Form
- (2) Data to be written into mask ROM...... EPROM (three sets containing the identical data)




Fig. 33 Ceramic resonator external circuit



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### LIST OF PRECAUTIONS

#### Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a capacitor (approx. 0.1 μF) between pins Vpb and Vss at the shortest distance,
- · equalize its wiring in width and length, and
- · use the thickest wire.

In the One Time PROM version, CNVss pin is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about 5 k $\Omega$  (connect this resistor to CNVss/VPP pin as close as possible).

#### 2 Prescaler

Stop the prescaler operation to change its frequency dividing ratio.

#### 3 Count source

Stop timer 1, timer 2 or timer 3 counting to change its count source.

#### Reading the timer count value

Stop each of the timers and then execute the TAB1, TAB2 or TAB3 instruction to read timer 1, 2 or 3 data.

#### (5) Writing to reload register R1

When writing the data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

#### 6 Writing to reload register R3H

When writing the data to reload register R3H while timer 3 is operating, avoid a timing when timer 3 underflows.

#### Notes on timer 3 operation start

Set the timer 1 and register C2 before timer 3 is started to operate (W33="1").

#### ® Notes on carrier wave output auto-control operation stop Stop the timer 1 (W10="0") after stopping the timer 3 (W33="0") while the carrier wave output is disabled in order to stop the carrier wave output auto-control operation.

#### Notes on setting carrier wave output control regiter C2

If the carrier wave output auto-control function is invalidated (C20="0") while the carrier wave output is auto-controlled, the output of port CARR retains the state when the auto-control is invalidated regardless of timer 1 underflow.

When the carrier wave output auto-control function is validated (C20="1") again after it is invalidated (C20="0"), the auto-control by timer 1 is validated again when the next timer 1 underflow occurs.

However, when the carrier wave output auto-control bit (C20) is changed during timer 1 underflow, the error-operation may

#### Notes on timer 1 count source

When the carrier wave output auto-control function is selected, use the carrier wave CARRY as the timer 1 count source. If the ORCLK is used as the count source, a short pulse may occur in port CARR output because ORCLK is not synchronized with the carrier wave.

# Notes on writing to reload register R1 when carrier wave output auto-control operation

When the carrier wave output auto-control function is selected and data is set to reload register R1 while timer 1 is operating, avoid the timing that the contents of timer 1 becomes "0" to execute the T1AB instruction.

#### <sup>12</sup>One Time PROM version

The operating power voltage of the One Time PROM version is within the range of 2.5 V to 5.5 V.

#### 13 Multifunction

Note that the port D<sub>9</sub> output function and P2<sub>1</sub> input function can be used even when TouT and INT pin function is selected.

#### POF instruction

Note that system cannot enter the RAM back-up state when executing only the POF instruction.

Execute the POF instruction immediately after executing the EPOF instruction to enter the RAM back-up.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction.

#### <sup>®</sup> Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.

#### <sup>18</sup>P2<sub>1</sub>/INT pin

When the interrupt valid waveform of P21/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes

- Clear the bit 0 of register V1 to "0" and then change the interrupt valid waveform of P21/INT pin with the bit 2 of register I1 (refer to Figure 34<sup>(1)</sup>).
- Clear the bit 2 of register I1 to "0" and execute the SNZ0 instruction to clear the EXF0 flag after executing at least one instruction (refer to Figure 34<sup>(2)</sup>). Depending on the input state of the P21/INT pin, the external 0 interrupt request flag (EXF0) may be set to "1" when the interrupt valid waveform is changed.




Fig. 34 External 0 interrupt program example



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **SYMBOL**

The symbols shown below are used in the following list of instruction function and machine instructions.

Symbol	Contents	Symbol	Contents
A	Register A (4 bits)	WDF1	Watchdog timer flag 1
В	Register B (4 bits)	WDF2	Watchdog timer flag 2
DR	Register D (3 bits)	WEF	Watchdog timer enable flag
E	Register E (8 bits)	INTE	Interrupt enable flag
C2	Carrier wave output control register C2 (2 bits)	EXF0	External 0 interrupt request flag
SI	8-bit general-purpose register SI (8 bits)	P	Power down flag
V1	Interrupt control register V1 (4 bits)		
V2	Interrupt control register V2 (4 bits)	D	Port D (10 bits)
11	Interrupt control register I1 (4 bits)	P0	Port P0 (4 bits)
W1	Timer control register W1 (4 bits)	P1	Port P1 (4 bits)
W2	Timer control register W2 (4 bits)	P2	Port P2 (2 bits)
W3	Timer control register W3 (4 bits)	P3	Port P3 (4 bits)
W5	Timer count value store register W5 (2 bits)	P4	Port P4 (4 bits)
K0	Key-on wakeup control register K0 (4 bits)	x	Hexadecimal variable
PU0	Pull-up control register PU0 (4 bits)	у	Hexadecimal variable
MR	Clock control register MR (4 bits)	z	Hexadecimal variable
x	Register X (4 bits)	p	Hexadecimal variable
Υ	Register Y (4 bits)	n	Hexadecimal constant which represents the
z	Register Z (2 bits)		immediate value
DP	Data pointer (10 bits)	i	Hexadecimal constant which represents the
	(It consists of registers X, Y, and Z)		immediate value
PC	Program counter (14 bits)	j	Hexadecimal constant which represents the
РСн	High-order 7 bits of program counter		immediate value
PC∟	Low-order 7 bits of program counter	A3A2A1A0	Binary notation of hexadecimal variable A
SK	Stack register (14 bits X 8)		(same for others)
SP	Stack pointer (3 bits)		
CY	Carry flag	←	Direction of data movement
R1	Timer 1 reload register	$\leftrightarrow$	Data exchange between a register and memory
R2	Timer 2 reload register	?	Decision of state shown before "?"
R3H	Timer 3 reload register	( )	Contents of registers and memories
R3L	Timer 3 reload register	_	Negate, Flag unchanged after executing
T1	Timer 1		instruction
T2	Timer 2	M(DP)	RAM address pointed by the data pointer
T3	Timer 3	а	Label indicating address as a
T1F	Timer 1 interrupt request flag	р, а	Label indicating address a6 a5 a4 a3 a2 a1 a0
T2F	Timer 2 interrupt request flag		in page p5 p4 p3 p2 p1 p0
T3F	Timer 3 interrupt request flag	С	Hex. C + Hex. number x (also same for others)
		+	
		x	

Note: The 4570 Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### LIST OF INSTRUCTION FUNCTION

Grouping	Mnemonic	Function	Grouping	Mnemonic	Function	Grouping	Mnemonic	Function
	TAB	(A) ← (B)	<u>_</u>	XAMI j	$(A) \leftarrow \rightarrow (M(DP))$		SB j	(Mj(DP)) ← 1
			nsfe		$(X) \leftarrow (X)EXOR(j)$			j = 0 to 3
	TBA	(B) ← (A)	tra		j = 0  to  15	uo	DD :	(AA:(DD))
	TAY	(A) . (V)	ster		(Y) ← (Y) + 1	Bit operation	RB j	$(Mj(DP)) \leftarrow 0$
	IAT	$(A) \leftarrow (Y)$	regi	TMA j	(M(DP)) ← (A)	edo		j = 0 to 3
	TYA	(Y) ← (A)	10	TIVIA J	$(X) \leftarrow (X) \in (X)$	Bit	SZB j	(Mj(DP)) = 0 ?
		(-) - (-)	RAM to register transfer		j = 0 to 15		,	i = 0 to 3
	TEAB	(E7–E4) ← (B)			,			,
ē		(E3–E0) ← (A)		LA n	(A) ← n	u	SEAM	(A) = (M(DP))?
ansf					n = 0 to 15	Comparison operation		
ır tra	TABE	(B) ← (E7–E4)				npa era	SEA n	(A) = n ?
yiste		(A) ← (E3–E <sub>0</sub> )		TABP p	(SP) ← (SP) + 1	Cor		n = 0 to 15
Leç	TDA	(DBo DBo) ( (Ao Ao)			$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$		Ва	(PCL) ← a6–a0
er to	IDA	$(DR_2 - DR_0) \leftarrow (A_2 - A_0)$			$(PCL) \leftarrow p$ $(PCL) \leftarrow (DR_2-DR_0,$		Ба	(FCL) ← ab=a0
Register to register transfer	TAD	$(A_2-A_0) \leftarrow (DR_2-DR_0)$			$A_3-A_0$	uo	BL p, a	(PCH) ← p
Re		(A <sub>3</sub> ) ← 0			(W5) ← (ROM(PC))9 to 8	erati	[, .	(PCL) ← a6–a0
					(B) $\leftarrow$ (ROM(PC))7 to 4	Branch operation		
	TAZ	$(A_1,A_0) \leftarrow (Z_1,Z_0)$			$(A) \leftarrow (ROM(PC))$ 3 to 0	nch	BLA p	(РСн) ← р
		(A <sub>3</sub> , A <sub>2</sub> ) ← 0			$(PC) \leftarrow (SK(SP))$	Bra		$ (PCL) \leftarrow (DR_2-DR_0) $
					(SP) ← (SP) – 1			A3-A0)
	TAX	(A) ← (X)			(4) (4) (14(DD))		DM -	(OD) (OD) - 4
	TASP	$(A_2-A_0) \leftarrow (SP_2-SP_0)$	on	AM	$(A) \leftarrow (A) + (M(DP))$		ВМа	(SP) ← (SP) + 1 (SK(SP)) ← (PC)
	1701	$(A3) \leftarrow 0$	erati	AMC	$(A) \leftarrow (A) + (M(DP))$			(PCH) ← 2
		(7.6)	obe	, tivio	+ (CY)			(PCL) ← a6–a0
	LXY x, y	$(X) \leftarrow x, x = 0 \text{ to } 15$	Arithmetic operation		(CY) ← Carry	_		(
		$(Y) \leftarrow y, y = 0 \text{ to } 15$	th m			ıtior	BML p, a	(SP) ← (SP) + 1
ses			Ā	A n	$(A) \leftarrow (A) + n$	pera		$(SK(SP)) \leftarrow (PC)$
res	LZ z	$(Z) \leftarrow z$ , $z = 0$ to 3			n = 0 to 15	е о		(PCн) ← p
RAM addresses		00 00 1			(1)	Subroutine operation		(PCL) ← a6–a0
ΑM	INY	(Y) ← (Y) + 1		AND	$(A) \leftarrow (A)AND(M(DP))$	ubrc	DMI A n	(CD) (CD) (4
<u>~</u>	DEY	(Y) ← (Y) − 1		OR	$(A) \leftarrow (A)OR(M(DP))$	Sı	BMLA p	(SP) ← (SP) + 1 (SK(SP)) ← (PC)
		(1) ← (1) − 1 		OK	$(A) \leftarrow (A) \cup (M(DI))$			(PCH) ← p
	TAM j	$(A) \leftarrow (M(DP))$		sc	(CY) ← 1			$(PC_L) \leftarrow (DR_2 - DR_0,$
	,	$(X) \leftarrow (X)EXOR(j)$						A3-A0)
		j = 0 to 15		RC	(CY) ← 0			
sfer							RTI	$(PC) \leftarrow (SK(SP))$
rans	XAM j	$(A) \leftarrow \rightarrow (M(DP))$		SZC	(CY) = 0 ?			(SP) ← (SP) – 1
ter t		$(X) \leftarrow (X)EXOR(j)$		0144	(4) (4)	uc	DT	(DO) - (OK(CD))
gist		j = 0 to 15		СМА	$(A) \leftarrow (\overline{A})$	ratic	RT	$(PC) \leftarrow (SK(SP))$
RAM to register transfer	XAMD j	$(A) \leftarrow \rightarrow (M(DP))$		RAR	$\rightarrow$ CY $\rightarrow$ A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> $\rightarrow$	Return operation		(SP) ← (SP) − 1
M	70 WID J	$(X) \leftarrow (X) \in X \cap X$		IVAIX	$ \longrightarrow                                   $	nrn	RTS	$(PC) \leftarrow (SK(SP))$
&		j = 0  to  15				Reti		$(SP) \leftarrow (SP) - 1$
		(Y) ← (Y) − 1						

**LIST OF INSTRUCTION FUNCTION (CONTINUED)** 

Grouping	Mnemonic	Function	Grouping	Mnemonic	Function	Grouping	Mnemonic	Function
	DI	(INTE) ← 0		TAW1	(A) ← (W1)		TAB3	(B) ← (T37–T34)
		(1) (7)		T14/4 A	(1)			(A) ← (T33–T30)
	EI	(INTE) ← 1		TW1A	(W1) ← (A)		TOAD	(D3) - D3) () (D)
	SNZ0	(EXF0) = 1 ?		TAW2	(A) ← (W2)		ТЗАВ	$(R3L7-R3L4) \leftarrow (B)$ $(T37-T34) \leftarrow (B)$
	0.120	After skipping the next			(,,, , (,,=)			$(R3L_3-R3L_0) \leftarrow (A)$
		instruction,		TW2A	(W2) ← (A)			(T33−T30) ← (A)
		(EXF0) ← 0						
_	0.1710			TAW3	(A) ← (W3)		ТЗНАВ	(R3H7−R3H4) ← (B)
atior	SNZI0	I12 = 1 : (INT0) = "H" ? I12 = 0 : (INT0) = "L" ?		TW3A	(W3) ← (A)			(R3H3−R3H0) ← (A)
pera				IWSA	$(VV3) \leftarrow (A)$	tion	SNZT1	(T1F) = 1 ?
Interrupt operation	TAV1	(A) ← (V1)		TAW5	$(A) \leftarrow (0, 0, W51, W50)$	eral	ONZII	After skipping the next
erru		, , ,			, , , , ,	or op		instruction,
<u>1</u>	TV1A	(V1) ← (A)		TW5A	$(W5_1,W5_0) \leftarrow (A_1,A_0)$	Timer operation		(T1F) ← 0
	<b>-</b> 4.1.45	(4) (1/2)			(1.1.)	-	0	(===)
	TAV2	(A) ← (V2)		TAB1	$(W5) \leftarrow (T19-T18)$ $(B) \leftarrow (T17-T14)$		SNZT2	(T2F) = 1 ? After skipping the next
	TV2A	(V2) ← (A)			$(A) \leftarrow (T17-T14)$ $(A) \leftarrow (T13-T10)$			instruction,
		(, - (,			(1.10.1.10)			(T2F) ← 0
	TAI1	(A) ← (I1)		T1AB	at timer 1 stop (W10=0)			
					$(R19-R18) \leftarrow (W5)$		SNZT3	(T3F) = 1 ?
	TI1A	(I1) ← (A)	ion		$(T19-T18) \leftarrow (W5)$			After skipping the next
			erat		$(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$			instruction, $(T3F) \leftarrow 0$
			Timer operation		$(R13-R10) \leftarrow (A)$			(131) ← 0
			ime		$(T13-T10) \leftarrow (A)$			
			L		At timer 1 operating			
					(W10=1),			
					$(R19-R18) \leftarrow (W5)$			
					$(R17-R14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$			
					(1413 1410) ( (71)			
				TAB2	(B) ← (T27–T24)			
					$(A) \leftarrow (T23 – T20)$			
				TOAR	(DO DO) (D)			
				T2AB	$(R27-R24) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$			
					$(R23-R20) \leftarrow (A)$			
					$(T23-T20) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$			
					. ,			
				TR2AB	(R27–R24) ← (B)			
					$(R23-R20) \leftarrow (A)$			

### **LIST OF INSTRUCTION FUNCTION (CONTINUED)**

Grouping	Mnemonic	Function	Grouping	Mnemonic	Function
	IAP0	(A) ← (P0)		NOP	(PC) ← (PC) + 1
	OP0A	(P0) ← (A)		POF	RAM back-up mode
	IAP1	(A) ← (P1)		EPOF	POF instruction valid
	OP1A	(P1) ← (A)	uc	SNZP	(P) = 1 ?
	IAP2	$(A_1, A_0) \leftarrow (P2_1, P2_0)$ $(A_3, A_2) \leftarrow (0)$	Other operation	WRST	$(WDF1) \leftarrow 0,  (WEF) \leftarrow 1$
			ther	TAMR	$(A) \leftarrow (MR_3 – MR_0)$
	IAP3	(A) ← (P3)	Ö	TMRA	$(MR_3-MR_0) \leftarrow (A)$
ation	ОРЗА	(P3) ← (A)		TABSI	(B) ← (SI7–SI4)
ıt opera	IAP4	(A) ← (P4)			$(A) \leftarrow (SI_3 - SI_0)$
Input/Output operation	CLD	(D) ← 1		TSIAB	$ \begin{aligned} &(SI7\text{-}SI4) \leftarrow (B) \\ &(SI3\text{-}SI0) \leftarrow (A) \end{aligned}$
lubr	RD	$(D(Y)) \leftarrow 0$ (Y) = 0 to 9		SBK	When executing the
		(1) = 0 10 3			TABP p instruction,
	SD	(D(Y)) ← 1			p6 ← 1
	TK0A	$(Y) = 0 \text{ to } 9$ $(K0) \leftarrow (A)$		RBK	When executing the TABP p instruction,
	INOA	(((O) ← (A)			p6 ← 0
	TAK0	(A) ← (K0)			
	TPU0A	(PU0) ← (A)			
	TAPU0	(A) ← (PU0)			
uc	TC2A	(C21, C20) ← (A1, A0)			
Carrier wave generating operation					

#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

$\mathbb{Z}$	)9—D4	000000	000004	000040	000044	000400	000404	000440	000444	004000	004004	004040	004044	004400	004404	004440	004444	010000	011,000
	$\overline{}$	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111	010111	011111
D3— \ D0	Hex. notation	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10—17	18—1F
0000	0	NOP	BLA	SZB 0	BMLA	RBK	TASP	A 0	LA 0	TABP 0*	TABP 16*	TABP 32**	TABP 48**	BML	BML	BL	BL	ВМ	В
0001	1	_	CLD	SZB 1	_	SBK	TAD	A 1	LA 1	TABP 1*	TABP 17*	TABP 33**	TABP 49**	BML	BML	BL	BL	ВМ	В
0010	2	POF	_	SZB 2	_	_	TAX	A 2	LA 2	TABP 2*	TABP 18*	TABP 34**	TABP 50**	BML	BML	BL	BL	ВМ	В
0011	3	SNZP	INY	SZB 3	_	_	TAZ	A 3	LA 3	TABP 3*	TABP 19*	TABP 35**	TABP 51**	BML	BML	BL	BL	ВМ	В
0100	4	DI	RD	_	_	RT	TAV1	A 4	LA 4	TABP 4*	TABP 20*	TABP 36**	TABP 52**	BML	BML	BL	BL	ВМ	В
0101	5	EI	SD	SEAn	_	RTS	TAV2	A 5	LA 5	TABP 5*	TABP 21*	TABP 37**	TABP 53**	BML	BML	BL	BL	ВМ	В
0110	6	RC	-	SEAM	_	RTI	_	A 6	LA 6	TABP 6*	TABP 22*	TABP 38**	TABP 54**	BML	BML	BL	BL	ВМ	В
0111	7	SC	DEY	_	_	_	_	A 7	LA 7	TABP 7*	TABP 23*	TABP 39**	TABP 55**	BML	BML	BL	BL	ВМ	В
1000	8	_	AND	_	SNZ0	LZ 0	_	A 8	LA 8	TABP 8*	TABP 24*	TABP 40**	TABP 56**	BML	BML	BL	BL	ВМ	В
1001	9	-	OR	TDA	_	LZ 1	_	A 9	LA 9	TABP 9*	TABP 25*	TABP 41**	TABP 57**	BML	BML	BL	BL	ВМ	В
1010	Α	AM	TEAB	TABE	SNZI0	LZ 2	_	A 10	LA 10	TABP 10*	TABP 26*	TABP 42**	TABP 58**	BML	BML	BL	BL	ВМ	В
1011	В	AMC	_	_	_	LZ 3	EPOF	A 11	LA 11	TABP 11*	TABP 27*	TABP 43**	TABP 59**	BML	BML	BL	BL	ВМ	В
1100	С	TYA	СМА	_	_	RB 0	SB 0	A 12	LA 12	TABP 12*	TABP 28*	TABP 44**	TABP 60**	BML	BML	BL	BL	ВМ	В
1101	D	_	RAR	_		RB 1	SB 1	A 13	LA 13	TABP 13*	TABP 29*	TABP 45**	TABP 61**	BML	BML	BL	BL	ВМ	В
1110	Е	ТВА	TAB	_	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14*	TABP 30*	TABP 46**	TABP 62**	BML	BML	BL	BL	ВМ	В
1111	F	_	TAY	SZC	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15*	TABP 31*	TABP 47**	TABP 63**	BML	BML	BL	BL	ВМ	В

The above table shows the relationship between machine language codes and machine language instructions. D 3-D0 show the loworder 4 bits of the machine language code, and D 9—D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "---. \*\* cannot be used at M34570M4.

For M34570M4/M8/E8, the SBK and RBK instructions cannot be used.

For M34570MD/ED, the pages which is referred with the TABP instruction (\*, \*\*) can be switched with the SBK and RBK instructions. After executing the SBK instruction, the pages which can be referred with the TABP instruction are 64 to 127. (ex. TABP 0 →TABP 64) After executing the RBK instruction, the pages which can be referred with the TABP instruction are 0 to 63. If the SBK instruction is not executed, the pages which can be referred with the TABP instruction are always 0 to 63.

The codes for the second word of a two-word instruction are described below.

	The second word
BL	1p paaa aaaa
BML	1p paaa aaaa
BLA	1р рр00 рррр
BMLA	1p pp00 pppp
SEA	00 0111 nnnn
SZD	00 0010 1011



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

|--|

INST	KUC	HUN		UE I	ARL	ヒ (じ(	JNII	NUE	U)									
	9—D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000   111111
D3— D0	Hex. notation	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30—3F
0000	0		TW3A	OP0A	T1AB	_	_	IAP0	TAB1	SNZT1	_	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	_	_	OP1A	T2AB	_	_	IAP1	TAB2	SNZT2	_	_	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	_	TW5A	_	ТЗАВ	_	TAMR	IAP2	TAB3	SNZT3	_	_	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	-	_	OP3A	_	_	TAI1	IAP3	_	_	_	_	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	_	_	_	_	_	_	IAP4	_	_	_	_	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	_	_	_	_	_	_	-	_	_	_	_	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	_	TMRA	_	_	_	TAK0	_	_	_	_	_	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7		TI1A	_	_	_	TAPU0	_	_	_	_	_	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	_	_	_	TSIAB	_	_	_	TABSI	_	_	_	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	_	_	_	_	_	_	_	_	_	_	TC2A	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	Α		_	_	TR2AB	_	_	_	_	_	_	_	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	В	_	TK0A	_	_	TAW1	_	_	_	_	_	_	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	С		_	_	_	TAW2	_	_	_	_	_	_	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D		_	TPU0A	ТЗНАВ	TAW3	_	_	_		_	_	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	Е	TW1A	_	_	_		_	_	_		_	_	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	_	_	_	TAW5	_		_	_	_	_	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

The above table shows the relationship between machine language codes and machine language instructions. D 3–D0 show the low-order 4 bits of the machine language code, and D 9–D4 show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "—."

The codes for the second word of a two-word instruction are described below.

	Th	ne second	l word
BL	1 p	рааа	aaaa
BML	1 p	paaa	aaaa
BLA	1 p	p p 0 0	рррр
BMLA	1 p	p p 0 0	рррр
SEA	0 0	0111	nnnn
SZD	0 0	0010	1011



#### 4570 Group

MITSUBISHI MICROCOMPUTERS 4570 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Parameter						ln:	stru	ction	coc	de		_			er of ds	er of		
Type of structions	Mnemonic	D9	D8	D7	D6	D <sub>5</sub>	D4	Dз	D <sub>2</sub>	D1	Do		adec	imal on	Number of words	Number of cycles	Function	
	TAB	0	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	(A) ← (B)	
	ТВА	0	0	0	0	0	0	1	1	1	0	0	0	Е	1	1	(B) ← (A)	
	TAY	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	(A) ← (Y)	
	TYA	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	(Y) ← (A)	
sfer	TEAB	0	0	0	0	0	1	1	0	1	0	0	1	Α	1	1	(E7–E4) ← (B) (E3–E0) ← (A)	
Register to register transfer	TABE	0	0	0	0	1	0	1	0	1	0	0	2	Α	1	1	(B) ← (E7–E4) (A) ← (E3–E0)	
er to re	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	$(DR_2-DR_0) \leftarrow (A_2-A_0)$	
Regist	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1	1	$(A_2-A_0) \leftarrow (DR_2-DR_0)$ $(A_3) \leftarrow 0$	
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$	
	TAX	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	(A) ← (X)	
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	$ \begin{aligned} (A_2 - A_0) &\leftarrow (SP_2 - SP_0) \\ (A_3) &\leftarrow 0 \end{aligned} $	
	LXY x, y	1	1	<b>X</b> 3	<b>X</b> 2	X1	<b>X</b> 0	уз	<b>y</b> 2	y1	yo	3	x	у	1	1	$(X) \leftarrow x, x = 0 \text{ to } 15$ $(Y) \leftarrow y, y = 0 \text{ to } 15$	
RAM addresses	LZ z	0	0	0	1	0	0	1	0	Z1	Z0	0	4	8 +z	1	1	(Z) ← z, z = 0 to 3	
RAM	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	$(Y) \leftarrow (Y) + 1$	
	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	(Y) ← (Y) − 1	

Skip condition	Carry flag CY	Detailed description
-	-	Transfers the contents of register B to register A.
-	-	Transfers the contents of register A to register B.
-	-	Transfers the contents of register Y to register A.
-	-	Transfers the contents of register A to register Y.
-	-	Transfers the contents of registers A and B to register E.
-	-	Transfers the contents of register E to registers A and B.
-	-	Transfers the contents of register A to register D.
-	-	Transfers the contents of register D to register A.
-	-	Transfers the contents of register Z to register A.
-	-	Transfers the contents of register X to register A.
-	-	Transfers the contents of stack pointer (SP) to register A.
Continuous description	-	Loads the value x in the immediate field to register X, and the value y in the immediate field to registy.  When the LXY instructions are continuously coded and executed, only the first LXY instruction is execut and other LXY instructions coded continuously are skipped.
-	-	Loads the value z in the immediate field to register Z.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, t next instruction is skipped.
(Y) = 15	-	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register is 15, the next instruction is skipped.

Renesas Technology Corp.

#### 4570 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## MITSUBISHI MICROCOMPUTERS

#### 4570 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Parameter						In	stru	ction	coc	ie					ar of	er of	
Type of structions	Mnemonic	D9	D8	D7	D <sub>6</sub>	Ds	D4	Dз	D <sub>2</sub>	D1	Do		adeo otati	imal on	Number of words	Number of cycles	Function
	ТАМ ј	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$(A) \leftarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$
-	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$ \begin{split} &(A) \leftarrow \rightarrow (M(DP)) \\ &(X) \leftarrow (X)EXOR(j) \\ &j = 0 \text{ to } 15 \end{split} $
RAM to register transfer	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1	1	$ \begin{split} (A) &\longleftarrow (M(DP)) \\ (X) &\leftarrow (X) E X O R(j) \\ j &= 0 \text{ to } 15 \\ (Y) &\leftarrow (Y) - 1 \end{split} $
RAMI	XAMI j	1	0	1	1	1	0	j	j	j	j	2	E	j	1	1	$\begin{aligned} (A) &\longleftarrow (M(DP)) \\ (X) &\longleftarrow (X) EXOR(j) \\ j &= 0 \text{ to } 15 \\ (Y) &\longleftarrow (Y) + 1 \end{aligned}$
	ТМА ј	1	0	1	0	1	1	j	j	j	j	2	В	j	1	1	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0  to  15
_	LA n	0	0	0	1	1	1	n	n	n	n	0	7	n	1	1	(A) ← n n = 0 to 15
Arithmetic operation	TABP p	0	0	1	0	ps	p4	рз	p2	p1	po	0	8 +p	P	1	3	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCii) \leftarrow p$ $(PC.) \leftarrow (DR2-DR0, A_3-A_0)$ $(W5) \leftarrow (ROM(PC))_{5 \text{ to } 8}$ $(B) \leftarrow (ROM(PC))_{5 \text{ to } 9}$ $(A) \leftarrow (ROM(PC))_{3 \text{ to } 0}$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$ (Note)

Note: p is 0 to 31 for M34570M4 and p is 0 to 63 for M34570B8 and M34570M8.
p is 0 to 127 for M34570ED and M34570MD, and ps is specified with the SBK and RBK instructions.

Skip condition	Carry flag CY	Detailed description
-	-	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed betw register X and the value j in the immediate field, and stores the result in register X.
-	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation performed between register X and the value j in the immediate field, and stores the result in register.
(Y) = 15	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation performed between register X and the value j in the immediate field, and stores the result in registe Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of registe is 15, the next instruction is skipped.
(Y) = 0	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operatic performed between register X and the value j in the immediate field, and stores the result in register Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, next instruction is skipped.
-	-	After transferring the contents of register A to M(DP), an exclusive OR operation is performed betw register X and the value j in the immediate field, and stores the result in register X.
Continuous description	-	Loads the value n in the immediate field to register A.  When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.  Transfers bits 9 and 8 to register W5, bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 0 are the ROM pattern in address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers A and page p.  When this instruction is executed, 1 stage of stack register is used.  When this instruction is executed after executing the SBK instruction, pages 64 to 127 are specified.  When this instruction is executed after executing the RBK instruction, pages 0 to 63 are specified when this instruction is executed after system is released from reset or returned from RAM back pages 0 to 63 are specified.

Renesas Technology Corp.

#### 4570 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## MITSUBISHI MICROCOMPUTERS

#### 4570 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

MACH	INE INST	RU	СТ	ION	IS (	CO	NT	INI	JEI	D)					
Parameter						ln:	struc	ction	coc	le			ar of	rof s	
Type of instructions	Mnemonic	D9	D8	D7	D <sub>6</sub>	D <sub>5</sub>	D4	Dз	D <sub>2</sub>	D1	Do	Hexadecimal notation	Number of words	Number of cycles	Function
	АМ	0	0	0	0	0	0	1	0	1	0	0 0 A	1	1	$(A) \leftarrow (A) + (M(DP))$
	AMC	0	0	0	0	0	0	1	0	1	1	0 0 B	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
_	An	0	0	0	1	1	0	n	n	n	n	0 6 n	1	1	(A) ← (A) + n n = 0 to 15
Arithmetic operation	AND	0	0	0	0	0	1	1	0	0	0	0 1 8	1	1	$(A) \leftarrow (A)AND(M(DP))$
Arithmetic	OR	0	0	0	0	0	1	1	0	0	1	0 1 9	1	1	$(A) \leftarrow (A) OR(M(DP))$
	sc	0	0	0	0	0	0	0	1	1	1	0 0 7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0 0 6	1	1	(CY) ← 0
	szc	0	0	0	0	1	0	1	1	1	1	0 2 F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	0	1	1	1	0	0	0 1 C	1	1	$(A) \leftarrow (\overline{A})$
	RAR	0	0	0	0	0	1	1	1	0	1	0 1 D	1	1	CY A3A2A1A0
	SB j	0	0	0	1	0	1	1	1	j	j	0 5 C +j	1	1	$(Mj(DP)) \leftarrow 1$ j = 0  to  3
Bit operation	RB j	0	0	0	1	0	0	1	1	j	j	0 4 C +j	1	1	$(Mj(DP)) \leftarrow 0$ j = 0  to  3
Bit	SZB j	0	0	0	0	1	0	0	0	j	j	0 2 j	1	1	(Mj(DP)) = 0 ? j = 0 to 3
5 -	SEAM	0	0	0	0	1	0	0	1	1	0	0 2 6	1	1	(A) = (M(DP)) ?
Comparison	SEA n	0	0	0	0	1	0	0	1	0	1	0 2 5	2	2	(A) = n ? n = 0 to 15
ပိ		0	0	0	1	1	1	n	n	n	n	0 7 n			

	_	
Skip condition	Carry flag CY	Detailed description
-	-	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	-	Adds the value n in the immediate field to register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation.
-	-	Performs the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.
-	-	Performs the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
-	1	Sets carry flag CY to "1."
-	0	Clears carry flag CY to "0."
(CY) = 0	-	Skips the next instruction when the contents of carry flag CY is "0."
-	-	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates the contents of register A including the contents of carry flag CY to the right by 1 bit.
-	-	Sets the contents of bit j (bit specified by the value j in the immediate field) of M(DP) to "1."
-	-	Clears the contents of bit j (bit specified by the value j in the immediate field) of M(DP) to "0."
(Mj(DP)) = 0 j = 0 to 3	-	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0."
(A) = (M(DP))	-	Skips the next instruction when the contents of register A is equal to the contents of M(DP).
(A) = n	-	Skips the next instruction when the contents of register A is equal to the value n in the immediate field.

Renesas Technology Corp.

#### 4570 Group

MITSUBISHI MICROCOMPUTERS
4570 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

4570 G10up

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Parameter						ln:	stru	ction	COC	le					er of	ar of	
Type of structions	Mnemonic	D9	D8	D7	D6	D <sub>5</sub>	D4	Dз	D <sub>2</sub>	D1	Do		adec		Number	Number of cycles	Function
	Ва	0	1	1	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	аз	<b>a</b> 2	aı	<b>a</b> 0	1	8 +a	а	1	1	(PCL) ← a6-a0
eration	BL p, a	0	0	1	1	1	p4	р3	p <sub>2</sub>	p1	p <sub>0</sub>	0	E +p	р	2	2	(PCH) ← p (PCL) ← a6-a0 (Note)
Branch operation		1	0	р5	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	аз	<b>a</b> 2	aı	<b>a</b> 0	2	р +а	а			
ω	BLA p	0	0	0	0	0	1	0	0	0	0	0	1	0	2	2	$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR_2-DR_0, A_3-A_0)$
		1	0	р5	<b>p</b> 4	0	0	рз	p <sub>2</sub>	P1	p <sub>0</sub>	2	р	р			(Note)
	ВМ а	0	1	0	<b>a</b> 6	<b>a</b> 5	a4	аз	<b>a</b> 2	aı	<b>a</b> 0	1	а	а	1	1	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$ $(PCL) \leftarrow a_6-a_0$
peration	BML p, a	0	0	1	1	0	<b>p</b> 4	рз	p2	p1	p <sub>0</sub>	0	C +p	р	2	2	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow P$
Subroutine operation		1	0	р5	<b>a</b> 6	<b>a</b> 5	<b>a</b> 4	<b>a</b> 3	<b>a</b> 2	aı	<b>a</b> 0	2	р +а	а			(PCL) ← a6−a0 (Note)
Su	BMLA p	0	0	0	0	1	1	0	0	0	0	0	3	0	2	2	(SP) ← (SP) + 1 (SK(SP)) ← (PC)
		1	0	ръ	<b>p</b> 4	0	0	рз	p2	p1	p <sub>0</sub>	2	р	р			$\begin{aligned} & (PCH) \leftarrow p \\ & (PCL) \leftarrow (DR_2  DR_0,  A_3  A_0) \\ & (Note) \end{aligned}$
tion	RTI	0	0	0	1	0	0	0	1	1	0	0	4	6	1	1	$ (PC) \leftarrow (SK(SP)) $ $ (SP) \leftarrow (SP) - 1 $
urn operation	RT	0	0	0	1	0	0	0	1	0	0	0	4	4	1	2	(PC) ← (SK(SP)) (SP) ← (SP) − 1

Note: p is 0 to 31 for M34570M4 and p is 0 to 63 for M34570E8 and M34570M8.
p is 0 to 127 for M34570ED and M34570MD, and ps is specified with the SBK and RBK instructions.

Skip condition	Carry flag CY	Detailed description
-	-	Branch within a page: Branches to address a in the identical page.
-	-	Branch out of a page : Branches to address a in page p.
-	-	Branch out of a page : Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
_	-	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
-	-	Call the subroutine : Calls the subroutine at address a in page p.
-	_	Call the subroutine : Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
	_	
-	-	Returns from interrupt service routine to main routine.
		Returns each value of data pointer $(X, Y, Z)$ , carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt.
-	-	Returns from subroutine to the routine called the subroutine.
Skip unconditionally	-	Returns from subroutine to the routine called the subroutine, and skips the next instruction unconditionally.

Renesas Technology Corp.

Renesas Technology Corp.

4

#### 4570 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## MITSUBISHI MICROCOMPUTERS

#### 4570 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Mnemonic		Instruction code												- s	er of	
	D9	D8	D7	D <sub>6</sub>	Ds	D4	Dз	D2	D1	Do		cade otat	cimal ion	Number of words	Number of cycles	Function
DI	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	(INTE) ← 0
EI	0	0	0	0	0	0	0	1	0	1	0	0	5	1	1	(INTE) ← 1
SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	(EXF0) = 1? After skipping the next instruction, $(EXF0) \leftarrow 0$
SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	Α	1	1	l12 = 1 : (INT) = "H" ?
																l12 = 0 : (INT) = "L" ?
TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	(A) ← (V1)
TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	(V1) ← (A)
TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	(A) ← (V2)
TV2A	0	0	0	0	1	1	1	1	1	0	0	3	Е	1	1	(V2) ← (A)
TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	(A) ← (I1)
TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	(I1) ← (A)
TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	(A) ← (W1)
TW1A	1	0	0	0	0	0	1	1	1	0	2	0	Е	1	1	(W1) ← (A)
TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	(A) ← (W2)
TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	(W2) ← (A)
TAW3	1	0	0	1	0	0	1	1	0	1	2	4	D	1	1	(A) ← (W3)
TW3A	1	0	0	0	0	1	0	0	0	0	2	1	0	1	1	(W3) ← (A)
TAW5	1	0	0	1	0	0	1	1	1	1	2	4	F	1	1	(A) ← (0, 0, W51, W50)
TW5A	1	0	0	0	0	1	0	0	1	0	2	1	2	1	1	(W51, W50) ← (A1, A0)
	EI SNZO SNZIO  TAV1 TV1A TAV2 TV2A TAI1 TI1A TAW1 TAW2 TW1A TAW2 TW2A TAW3 TW3A TW3A	EI 0 SNZ0 0 SNZIO 0 SNZIO 0 TAV1 0 TV1A 0 TAV2 0 TAI1 1 TAW1 1 TAW2 1 TAW2 1 TAW3 1 TAW3 1 TAW3 1 TAW5 1	TAV1 0 0 TV1A 0 0 TV2A 0 0 TAV1 1 0 TAW1 1 0 TAW1 1 0 TAW1 1 0 TAW2 1 0 TAW3 1 0 TAW3 1 0 TAW3 1 0	EI 0 0 0 0 SNZ0 0 0 SNZ10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	EI 0 0 0 0 0 0 SNZ0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	EI 0 0 0 0 0 0 1 SNZ0 0 0 0 0 1 SNZ10 0 0 0 0 0 1  TAV1 0 0 0 0 1 0 1  TV1A 0 0 0 0 1 0 1  TAV2 0 0 0 0 1 0 1  TAU1 1 0 0 0 0 0 1  TAU1 1 0 0 0 0 0 1  TAW1 1 0 0 0 0 0 1  TAW1 1 0 0 0 0 0 1  TAW2 1 0 0 0 0 0 0  TAW2 1 0 0 0 0 0 0  TAW3 1 0 0 0 1 0  TAW3 1 0 0 0 1 0  TAW3 1 0 0 0 1 0	EI 0 0 0 0 0 0 0 SNZO 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1	EI 0 0 0 0 0 0 0 0 0 SNZO 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1	EI 0 0 0 0 0 0 0 0 1 SNZO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	EI 0 0 0 0 0 0 0 0 0 1 0 SNZO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	EI 0 0 0 0 0 0 0 0 0 1 0 1 SNZO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	EI 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 SNZO 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0	EI 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 SNZO 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	EI 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 0 5 SNZO 0 0 0 0 1 1 0 1 0 0 0 3 8 SNZO 0 0 0 0 1 1 1 1 1 1 0 0 0 3 8 SNZO 0 0 0 0 0 1 1 1 1 1 1 1 0 0 0 3 8 SNZO 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	EI O O O O O O O O O O O O O O O O O O O	EI O O O O O O O O O O O O O O O O O O O

Skip condition	Carry flag CY	Detailed description
-	-	Clears the interrupt enable flag INTE to "0," and disables the interrupt.
-	-	Sets the interrupt enable flag INTE to "1," and enables the interrupt.
(EXF0) = 1	-	Skips the next instruction when the contents of EXF0 flag is "1."  After skipping, clears the EXF0 flag to "0."
(INT) = "H" However, I12 = 1	-	When bit 2 (I12) of register I1 is "1": Skips the next instruction when the level of INT pin is "H."
(INT) = "L" However, I12 = 0	-	When bit 2 (I12) of register I1 is "0": Skips the next instruction when the level of INT pin is "L."
-	-	Transfers the contents of interrupt control register V1 to register A.
-	-	Transfers the contents of register A to interrupt control register V1.
-	-	Transfers the contents of interrupt control register V2 to register A.
-	-	Transfers the contents of register A to interrupt control register V2.
-	-	Transfers the contents of interrupt control register I1 to register A.
-	-	Transfers the contents of register A to interrupt control register I1.
-	-	Transfers the contents of timer control register W1 to register A.
-	-	Transfers the contents of register A to timer control register W1.
-	-	Transfers the contents of timer control register W2 to register A.
-	-	Transfers the contents of register A to timer control register W2.
-	-	Transfers the contents of timer control register W3 to register A.
-	-	Transfers the contents of register A to timer control register W3.
-	-	Transfers the contents of timer count value store register W5 to the low-order 2 bits of register A. The contents of the high-order 2 bits of register A is set to "0."
_	-	Transfers the contents of the low-order 2 bits of register A to timer count value store register W5.

Renesas Technology Corp.

#### 4570 Group

MITSUBISHI MICROCOMPUTERS

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

4570 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

ırameter	Instruction code					er of ds	er of										
pe of uctions	Mnemonic	D9	D8	D7	D <sub>6</sub>	Ds	D4	D <sub>3</sub>	D <sub>2</sub>	D1	Do		ade	cimal on	Number of words	Number of cycles	Function
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1	1	(W5) ← (T19, T18) (B) ← (T17–T14) (A) ← (T13–T10)
	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	1	1	At timer 1 stop (W1 $\circ$ =0), (R1 $\circ$ , R1 $\circ$ ) $\leftarrow$ (W5) (T1 $\circ$ , T1 $\circ$ ) $\leftarrow$ (W5) (R1 $\circ$ -R1 $\circ$ ) $\leftarrow$ (B) (T1 $\circ$ -T1 $\circ$ ) $\leftarrow$ (B) (T1 $\circ$ -T1 $\circ$ ) $\leftarrow$ (B) (R1 $\circ$ -R1 $\circ$ ) $\leftarrow$ (A) (T1 $\circ$ -T1 $\circ$ ) $\leftarrow$ (A) At timer 1 operating (W1 $\circ$ =1), (R1 $\circ$ , R1 $\circ$ ) $\leftarrow$ (W5) (R1 $\circ$ -R1 $\circ$ ) $\leftarrow$ (B) (R1 $\circ$ -R1 $\circ$ ) $\leftarrow$ (C)
	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1	(B) ← (T27–T24) (A) ← (T23–T20)
Timer operation	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$(R27-R24) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R23-R20) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$
Lime	TR2AB	1	0	0	0	1	1	1	0	1	0	2	3	Α	1	1	$(R27-R24) \leftarrow (B)$ $(R23-R20) \leftarrow (A)$
	TAB3	1	0	0	1	1	1	0	0	1	0	2	7	2	1	1	(B) ← (T37–T34) (A) ← (T33–T30)
	ТЗАВ	1	0	0	0	1	1	0	0	1	0	2	3	2	1	1	(R3L7–R3L4) ← (B) (T37–T34) ← (B) (R3L3–R3L0) ← (A) (T33–T30) ← (A)
	ТЗНАВ	1	0	0	0	1	1	1	1	0	1	2	3	D	1	1	$\begin{aligned} &(R3H_7-R3H_4) \leftarrow (B) \\ &(R3H_3-R3H_0) \leftarrow (A) \end{aligned}$

Skip condition	Carry flag CY	Detailed description
-	-	Transfers the contents of the high-order 2 bits of timer 1 to register W5, and transfers the contents of the low-order 8 bits of timer 1 to registers A and B.
-	-	When stopping (W1o=0), transfers the contents of register W5 to the contents of the high-order 2 bits of timer 1 and of the timer 1 reload register, and transfers the contents of registers A and B to the content of the low-order 8 bits of timer 1 and of the timer 1 reload register.  When operating (W1o=1), transfers the contents of register W5 to the contents of the high-order 2 bit of the timer 1 reload register, and transfers the contents of registers A and B to the contents of the low order 8 bits of the timer 1 reload register.
-	-	Transfers the contents of timer 2 to registers A and B.
-	-	Transfers the contents of registers A and B to timer 2 and timer 2 reload register.
-	-	Transfers the contents of registers A and B to timer 2 reload register.
-	-	Transfers the contents of timer 3 to registers A and B.
-	-	Transfers the contents of registers A and B to timer 3 and timer 3 reload register R3L.
-	-	Transfers the contents of registers A and B to timer 3 reload register R3H.

Renesas Technology Corp.

#### 4570 Group

## MITSUBISHI MICROCOMPUTERS

4570 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

SINGLE-CHIP 4-BIT	CMOS MICROCOMPUTER

Parameter						In	stru	ction	COC	le					ar of	er of	
Type of structions	Mnemonic	D9	D8	D7	D <sub>6</sub>	Ds	D4	Dз	D <sub>2</sub>	D1	Do		ade otat	cimal ion	Number of words	Number of cycles	Function
	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	(T1F) = 1? After skipping the next instruction $(T1F) \leftarrow 0$
Timer operation	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	(T2F) = 1 ? After skipping the next instruction (T2F) $\leftarrow$ 0
Ē	SNZT3	1	0	1	0	0	0	0	0	1	0	2	8	2	1	1	(T3F) = 1 ? After skipping the next instruction (T3F) $\leftarrow$ 0
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	(P0) ← (A)
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	(A) ← (P1)
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	(P1) ← (A)
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	$(A_1, A_0) \leftarrow (P2_1, P2_0)$ $(A_3, A_2) \leftarrow 0$
	IAP3	1	0	0	1	1	0	0	0	1	1	2	6	3	1	1	(A) ← (P3)
ation	ОРЗА	1	0	0	0	1	0	0	0	1	1	2	2	3	1	1	(P3) ← (A)
nput/Output operation	IAP4	1	0	0	1	1	0	0	1	0	0	2	6	4	1	1	(A) ← (P4)
/Outpu	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1
Indul	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	(D(Y)) ← 0 (Y) = 0 to 9
	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	(D(Y)) ← 1 (Y) = 0 to 9
	TK0A	1	0	0	0	0	1	1	0	1	1	2	1	В	1	1	(K0) ← (A)
	TAK0	1	0	0	1	0	1	0	1	1	0	2	5	6	1	1	(A) ← (K0)
	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	(PU0) ← (A)
	TAPU0	1	0	0	1	0	1	0	1	1	1	2	5	7	1	1	(A) ← (PU0)

Skip condition	Carry flag CY	Detailed description
(T1F) = 1	-	Skips the next instruction when the contents of T1F flag is "1."  After skipping, clears T1F flag.
(T2F) = 1	-	Skips the next instruction when the contents of T2F flag is "1." After skipping, clears T2F flag.
(T3F) = 1	-	Skips the next instruction when the contents of T3F flag is "1."  After skipping, clears T3F flag.
-	-	Transfers the input of port P0 to register A.
-	-	Outputs the contents of register A to port P0.
-	-	Transfers the input of port P1 to register A.
-	-	Outputs the contents of register A to port P1.
-	-	Transfers the input of port P2 to register A.
-	-	Transfers the input of port P3 to register A.
-	-	Outputs the contents of register A to port P3.
-	-	Transfers the input of port P4 to register A.
-	-	Sets port D to "1."
-	-	Clears a bit of port D specified by register Y to "0."
-	-	Sets a bit of port D specified by register Y to "1."
-	-	Transfers the contents of register A to key-on wakeup control register K0.
-	-	Transfers the contents of key-on wakeup control register K0 to register A.
-	-	Transfers the contents of register A to pull-up control register PU0.
-	-	Transfers the contents of pull-up control register PU0 to register A.

Renesas Technology Corp.

#### 4570 Group

## MITSUBISHI MICROCOMPUTERS

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

4570 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

Parameter						In	struc	ction	coc	de					er of ds	ar of	
Type of instructions	Mnemonic	D <sub>9</sub>	D <sub>8</sub>	D7	D <sub>6</sub>	Ds	D4	Dз	D <sub>2</sub>	D <sub>1</sub>	Do		ade otat	cimal ion	Number of words	Number of cycles	Function
Carrier generating circuit operation	TC2A	1	0	1	0	1	0	1	0	0	1	2	A	9	1	1	$(C2_1,C2_0) \leftarrow (A_1,A_0)$
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	(PC) ← (PC) + 1
	POF	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	Transition to RAM back-up mode
	EPOF	0	0	0	1	0	1	1	0	1	1	0	5	В	1	1	POF instruction valid
eration	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?
Other operation	WRST	1	0	1	0	1	0	0	0	0	0	2	Α	0	1	1	(WDF1) ← 0, (WEF) ← 1
	TABSI	1	0	0	1	1	1	1	0	0	0	2	7	8	1	1	(B) ← (SI7-SI4) (A) ← (SI3-SI0)
	TSIAB	1	0	0	0	1	1	1	0	0	0	2	3	8	1	1	(S17-S14) ← (B) (S13-S10) ← (A)
	TAMR	1	0	0	1	0	1	0	0	1	0	2	5	2	1	1	$(A) \leftarrow (MR_3 – MR_0)$
	TMRA	1	0	0	0	0	1	0	1	1	0	2	1	6	1	1	$(MR_3-MR_0) \leftarrow (A)$
	SBK	0	0	0	1	0	0	0	0	0	1	0	4	1	1	1	When executing the TABP p instruction, $p6 \leftarrow 1$
	RBK	0	0	0	1	0	0	0	0	0	0	0	4	0	1	1	When executing the TABP p instruction, $p6 \leftarrow 0$

Skip condition	Carry flag CY	Detailed description
-	-	Transfers the contents of register A to carrier wave output control register C2.
-	-	No operation
-	-	Puts the system in RAM back-up mode state by executing the POF instruction after executing the EPOF instruction.
_	-	Validates the POF instruction which is executed after the EPOF instruction by executing the EPOF instruction.
(P) = 1	-	Skips the next instruction when P flag is "1." After skipping, P flag remains unchanged.
-	-	Operates the watchdog timer and initializes the watchdog timer flag (WDF1).
_	-	Transfers the contents of general-purpose register SI to registers A and B.
_	-	Transfers the contents of registers A and B to general-purpose register SI.
-	-	Transfers the contents of clock control register MR to register A.
-	-	Transfers the contents of register A to clock control register MR.
-   	-	Data area which is referred when executing the TABP p instruction is set to pages 64 to 127. This setting is valid only for the TABP p instruction.
-	-	Data area which is referred when executing the TABP p instruction is set to pages 0 to 63.  This setting is valid only for the TABP p instruction.  If the SBK instruction is not executed, ps when executing the TABP p instruction is "0."

Renesas Technology Corp.

Renesas Technology Corp.

5/

#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **CONTROL REGISTERS**

	Interrupt control register V1	at r	reset: 00002	RAM back-up : 00002	R/W			
V13	Timer 2 interrupt enable bit	0	Interrupt disabled (SNZT2 instruction is valid)					
V 13	Timer 2 interrupt enable bit	1	Interrupt enabled (SNZT2 instruction is invalid)					
V12	Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)					
V 12	Timer i interrupt eriable bit	1	Interrupt enabled (	SNZT1 instruction is invalid)				
V1 <sub>1</sub>	Not used	0	This bit has no function, but read/write is enabled.					
VII	Not used	1						
V10	External O interrupt anable bit	0	Interrupt disabled (	SNZ0 instruction is valid)				
V 10	External 0 interrupt enable bit	1	Interrupt enabled (	SNZ0 instruction is invalid)				

	Interrupt control register V2	at r	eset : 00002	at RAM back-up : 00002	R/W		
V23	Not used	0	This bit has no function, but read/write is enabled.				
		1					
V22	Not used	0	This bit has a forest as heat as although is a solution				
V 22	Not used	1	This bit has no function, but read/write is enabled.				
V21	Not used	0	This hit has no function but road/write is enabled				
٧٧	Not used	1	This bit has no function, but read/write is enabled.				
V20	Timer 3 interrupt enable bit	0	Interrupt disabled (	SNZT3 instruction is valid)			
V 20	Timer 3 interrupt enable bit	1	Interrupt enabled (SNZT3 instruction is invalid)				

	Interrupt control register I1	at	reset : 00002	at RAM back-up : state retained	R/W		
I13	Not used	0	This bit has no function, but read/write is enabled.				
113	Not used	1					
		0	Falling waveform ("	L" level of INT pin is recognized with t	he SNZI0		
112	Interrupt valid waveform for INT pin /return		instruction)/"L" level				
112	level selection bit (Note 2)	1	Rising waveform ("	Rising waveform ("H" level of INT pin is recognized with the SN			
			instruction)/"H" leve	el			
I1 <sub>1</sub>	Not used	0	This hit has no fund	otion, but road/write is anabled			
111	Not used	1	This bit has no function, but read/write is enabled.				
14.	Not upod	0	This hit has no function but need/with it southed				
<b>I1</b> 0	Not used	1	This bit has no function, but read/write is enabled.				

Notes 1: "R" represents read enabled, and "W" represents write enabled.

2: Depending on the input state of P21/INT pin, the external interrupt request flag EXF0 may be set to "1" when the contents of I12 is changed. Accordingly, set a value to bit 2 of register I1 and execute the SNZ0 instruction to clear the EXF0 flag after executing at least one instruction.



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **CONTROL REGISTERS (CONTINUED)**

	Timer control register W1	at	reset: 00002	at RAM back-up : 00002	R/W			
W13	Prescaler control bit	0	Stop (prescaler state initialized)					
VV 13	Prescaler control bit	1	Operating					
\\\/1°	Proceder dividing ratio colonian hit	0	Instruction clock divided by 4					
W12	Prescaler dividing ratio selection bit	1	Instruction clock divided by 8					
W1 <sub>1</sub>	Timer 1 count source selection bit	0	Prescaler output (ORCLK)					
VV 11	Timer I count source selection bit	1	Carrier output (CARRY)					
10/4 -	Timer 1 control bit	0	Stop (state retained	1)				
W10	Timer i control bit	1	Operating					

	Timer control register W2		at	reset : 00002	at RAM back-up : state retained R/\	N		
W23	Timer 2 control bit	(	)	Stop (state retained)				
VVZ3	Timer 2 control bit	1		Operating				
W22	Port D9/Tout pin function selection bit	(	)	Port D <sub>9</sub>				
VVZ2	Tort D9/1001 pill function selection bit	1		Tout pin				
		W21	W20	Count source				
W21		0	0	Prescaler output (ORCLK)				
	Timer 2 count source selection bits	0	1	Timer 1 underflow signal				
W20			0	Instruction clock				
		1	1	16-bit timer underflo	ow signal			

	Timer control register W3		at	reset : 00002	at RAM back-up : state retained	R/W	
W33	Timer 3 control bit	(	)	Stop (state retained)			
VV 33	Timer 3 control bit	1		Operating			
W32	Not used	0		This bit has no function, but read/write is enabled.			
		W31	W30		Count source		
W31			0	Timer 2 underflow signal			
	Timer 3 count source selection bits	0	1	Prescaler output (ORCLK)			
W30			0	f(XIN) or f(XIN)/2			
			1	Not available			

Timer count value store register W5	at reset : 002	at RAM back-up : state retained	R/W
-------------------------------------	----------------	---------------------------------	-----

2-bit register. The contents of the high-order 2 bits (bits 9 and 8) of the 10-bit ROM pattern at address (D<sub>2</sub>D<sub>1</sub>D<sub>0</sub>A<sub>3</sub>A<sub>2</sub>A<sub>1</sub>A<sub>0</sub>) in page p specified by registers D and A is stored in this register W5 with the TABP p instruction.

In addition, data can be transferred between the low-order 2 bits of register A and this register W5 with the TW5A or TAW5 instruction. Data can be read/written to/from the high-order 2 bits of timer 1 with the T1AB or TAB1 instruction.

Note: "R" represents read enabled, and "W" represents write enabled.



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

**CONTROL REGISTERS (CONTINUED)** 

Cai	rrier wave output control register C2		at reset : 002	at RAM back-up : 002	W		
C21	Port CARR output control bit	0	Port CARR "L" level output				
021	Tort CARR output control bit	1	Port CARR "H" level output				
C20	Carrier wave output auto-control bit	0	Auto-control output by timer 1 is invalid				
C20	Carrier wave output auto-control bit	1	Auto-control output by timer 1 is valid				

	Key-on wakeup control register K0		reset: 00002	at RAM back-up : state retained	R/W		
1/0-	Port P4 <sub>3</sub> key-on wakeup	0	Key-on wakeup not	used			
K03	control bit	1	1 Key-on wakeup used				
1/0-	Port P42 key-on wakeup	0	Key-on wakeup not used				
K0 <sub>2</sub>	control bit	1 Key-on wakeup used					
1/0	Port P4 <sub>1</sub> key-on wakeup	0	Key-on wakeup not used				
KU1	K01 control bit 1 Key			Key-on wakeup used			
K0°	Port P4 <sub>0</sub> key-on wakeup	0	Key-on wakeup not used				
NU0	control bit  1 Key-on wakeup used						

Pull-up control register PU0		at reset : 00002		at RAM back-up : state retained	R/W	
DUIO	Port P4 <sub>3</sub> pull-up transistor	0	Pull-up transistor O	FF		
PU03	control bit	1	1 Pull-up transistor ON			
DUIG	Port P42 pull-up transistor	0	0 Pull-up transistor OFF			
PU0 <sub>2</sub>	control bit	1 Pull-up transistor ON				
DI IO	Port P4 <sub>1</sub> pull-up transistor	0	Pull-up transistor OFF			
PU0 <sub>1</sub>	control bit	1	1 Pull-up transistor ON			
DLIO	Port P40 and P01 pull-up transistor	0	0 Pull-up transistor OFF			
PU0 <sub>0</sub>	control bit	1 Pull-up transistor ON				

	Clock control register MR	at reset : 10002		at RAM back-up : state retained R			
MDa	MR <sub>3</sub> System clock selection bit		f(XIN)				
IVIK3			f(X <sub>IN</sub> )/4				
MR <sub>2</sub>	Not used	0	This his has a section of a section of the section of				
IVIT 2		1	This bit has no function, but read/write is enabled.				
MR <sub>1</sub>	Not used	0	This bit has no function, but read/write is enabled.				
IVIK1	Not used	1	This bit has no function, but read/white is enabled.				
MP.	Not used	0	This bit has no function, but read/write is enabled.				
MRo		1					

8-bit general purpose register PU0	at reset : 0016	at RAM back-up : state retained	R/W
8-bit general purpose register.			

8-bit data can be transferred between this register PU0 and registers A and B with the TSIAB instruction and TABSI instruction.

Note: "R" represents read enabled, and "W" represents write enabled.



#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply voltage		-0.3 to 7.0	V
	Input voltage		0.04-14 +0.0	1.7
Vı	P0, P1, P2, P3, P4, RESET, XIN, VDCE		-0.3 to VDD+0.3	V
Vo	Output voltage P0, P1, P3, D	Output transistors in cut-off state	-0.3 to V <sub>DD</sub> +0.3	V
Vo	Output voltage CARR, XouT		-0.3 to V <sub>DD</sub> +0.3	V
Pd	Power dissipation		300	mW
Topr	Operating temperature range		-20 to 70	°C
Tstg	Storage temperature range		-40 to 125	°C

#### **RECOMMENDED OPERATING CONDITIONS1**

(Mask ROM version:Ta = -20 °C to 70 °C, V<sub>DD</sub> = 2.0 V to 5.5 V, unless otherwise noted) (One Time PROM version:Ta = -20 °C to 70 °C, V<sub>DD</sub> = 2.5 V to 5.5 V, unless otherwise noted)

Currelle ed	De	arameter	Conditions		Limits		Unit
Symbol	F	arameter	Conditions	Min.	Тур.	Max.	Unit
		Mask ROM version System clock =f(X <sub>IN</sub> )/4	f(X <sub>IN</sub> ) ≤ 4.2 MHz Ceramic resonator	2.0		5.5	
		Mask ROM version	f(X <sub>IN</sub> ) ≤ 2.0 MHz Ceramic resonator	4.5		5.5	
Vdd	Supply voltage	System clock =f(XIN)	f(X <sub>IN</sub> ) ≤ 1.0 MHz Ceramic resonator	2.0		5.5	V
		One Time PROM version System clock =f(XIN)/4	f(X <sub>IN</sub> ) ≤ 4.2 MHz Ceramic resonator	2.5		5.5	
		One Time PROM version	$f(X_{IN}) \le 2.0 \text{ MHz}$ Ceramic resonator	4.5		5.5	
		System clock =f(XIN)	f(X <sub>IN</sub> ) ≤ 1.0 MHz Ceramic resonator	2.5		5.5	
Vram	RAM back-up	Mask ROM version	DAM hash wa	1.8		5.5	V
	voltage	One Time PROM version	RAM back-up	2.0		5.5	V
Vss	Supply voltage				0		V
		Mask ROM version System clock =f(X <sub>IN</sub> )/4	V <sub>DD</sub> =2.0 V to 5.5V			4.2	
	Oscillation	Mask ROM version System clock	V <sub>DD</sub> =4.5 V to 5.5V			2.0	
f(XIN)	frequency	=f(XIN)	VDD=2.0 V to 5.5V			1.0	MHz
	(at ceramic resonance)	One Time PROM version System clock =f(XIN)/4	V <sub>DD</sub> =2.5 V to 5.5V			4.2	
		One Time PROM version System clock	VDD=4.5 V to 5.5V			2.0	
		=f(XIN)	VDD=2.5 V to 5.5V			1.0	

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **RECOMMENDED OPERATING CONDITIONS 2**

(Mask ROM version:Ta = -20 °C to 70 °C, V<sub>DD</sub> = 2.0 V to 5.5 V, unless otherwise noted) (One Time PROM version:Ta = -20 °C to 70 °C, V<sub>DD</sub> = 2.5 V to 5.5 V, unless otherwise noted)

Cumbel	Doromotor	Conditions		Limits			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
Vін	"H" level input voltage P0, P1, P2, P3, P4, VDCE		0.8Vpd		Vdd	V	
Vih	"H" level input voltage Хіл		0.7Vpd		VDD	V	
Vih	"H" level input voltage RESET		0.85Vpd		VDD	V	
Vih	"H" level input voltage INT		0.8Vpd		VDD	V	
VIL	"L" level input voltage P0, P1, P2, P3, P4, VDCE		0		0.3Vpd	V	
VIL	"L" level input voltage XIN		0		0.3Vpd	V	
VIL	"L" level input voltage RESET		0		0.3Vpd	V	
VIL	"L" level input voltage INT		0		0.2Vdd	V	
loL(peak)	"L" level peak output current	VDD=5.0 V			10	mA	
	P0, P1, D0-D9, CARR	VDD=3.0 V			4	] IIIA	
loL(peak)	"L" level peak output current P3	VDD=5.0 V			30	mA	
		VDD=3.0 V			24	] "	
lo <sub>L</sub> (avg)	"L" level average output current	VDD=5.0 V			5	- mA	
	P0, P1, D0-D9, CARR (Note)	VDD=3.0 V			2	1111/4	
lo∟(avg)	"L" level average output current P3	VDD=5.0 V			15	mA.	
	(Note)	VDD=3.0 V			12	<u> </u>	
loн(peak)	"H" level peak output current	VDD=5.0 V			-30	mA	
	CARR	VDD=3.0 V			-15	ША	
Iон(avg)	"H" level average output current	VDD=5.0 V			-15	mA.	
	CARR (Note)	VDD=3.0 V			-7	ША	
$\Sigma$ lol	"L" total current P0, P1, P3				30	mA	
$\Sigma$ lol	"L" total current D				20	mA	
TPON	Power reset circuit valid power rising	Mask ROM version					
	time	V <sub>DD</sub> = 0 to 2.0 V			100		
		One Time PROM version			100	μs	
		V <sub>DD</sub> = 0 to 2.5 V					

Note: The average output current is the average current value at the 100 ms interval.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **ELECTRICAL CHARACTERISTICS**

(Mask ROM version:Ta = -20 °C to 70 °C, V<sub>DD</sub> = 2.0 V to 5.5 V, unless otherwise noted) (One Time PROM version:Ta = -20 °C to 70 °C, V<sub>DD</sub> = 2.5 V to 5.5 V, unless otherwise noted)

Symbol	Parameter		Test conditions		Limits			Unit	
Syllibol		raiailietei	rest conditions		Min.	Тур.	Max.	0111	
Vol	"L" level output	voltage	IoL = 5 mA	VDD = 5.0 V			0.9	V	
VOL	P0, P1, D0-D9,	CARR, RESET	IoL = 2 mA	VDD = 3.0 V			0.9	1 V	
1/	"L" level output	welfers D2	IoL = 15 mA	VDD = 5.0 V			1.5	V	
Vol	L level output	voltage P3	IoL = 12 mA	VDD = 3.0 V			1.5	1 V	
	(1 l) l l t t		Iон = 15 mA	VDD = 5.0 V	2.4			V	
Vон	"H" level output	voltage CARR	Iон = −7 mA	VDD = 3.0 V	1.0			] V	
Іін	"H" level input RESET, VDCE	current P0, P1, P2, P3, P4,	VI = VDD (Note)				1	μΑ	
lıL	"L" level input VDCE	current P2, P3, P4, RESET,	Vi = 0 V (Note)		-1			μΑ	
loz	Output current a	at off-state D <sub>0</sub> -D <sub>9</sub>	Vo = VDD				1	μΑ	
			$V_{DD} = 5.0 \text{ V}, f(X_{IN}) = 4.2 \text{ MHz}$			1.3	0.0		
			System clock = f(XIN)/4			1.3	2.6		
			VDD = 5.0 V	f(XIN) = 2 MHz		1.9	3.8	1	
		ot CDU o	at CDII aparating made	System clock = f(XIN)	$f(X_{IN}) = 1 MHz$		1.3	2.6	mA
IDD	Supply current	Supply current at CPU operating mode	$V_{DD} = 3.0 \text{ V}, f(X_{IN}) = 4.2 \text{ MHz}$				4.0	mA	
			System clock = $f(X_{IN})/4$		0.6	1.2			
				VDD = 3.0 V	f(XIN) = 1 MHz		0.5	1.0	1
			System clock = f(XIN)	f(Xin) = 500  kHz		0.4	0.8	1	
		at RAM back-up mode	f(XIN) = stop, typical value	ue at Ta = 25 °C		0.1	10	μΑ	
		P0, P1, P4	VDD = 5.0 V, VI = 0 V		20	50	125	10	
6	Pull-up resistor	PU, P1, P4	VDD = 3.0 V, VI = 0 V		40	100	250	kΩ	
Rрн	value	DECET	VDD = 5.0 V, VI = 0 V		12	30	70		
		RESET	VDD = 3.0 V, VI = 0 V		25	60	130	kΩ	
		INT	VDD = 5.0 V			0.5			
\/ <sub>T</sub> , _ \/ <sub>T</sub>	Hysteresis	IIVI	VDD = 3.0 V	•		0.4		V	
V 1 + - V 1 -	11,0101000	RESET	VDD = 5.0 V			1.5		] ,,	
	RESET		VDD = 3.0 V			0.6		V	

Note: In this case, the pull-up transistor of port P4 is turned off by software.

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **BASIC TIMING DIAGRAM**

Machine cycle			Mi Mi+1			
Parameter	State Pin name		Тз	T <sub>1</sub>	T <sub>2</sub>	Тз
Clock	XIN (System clock=f(XIN))					
	X <sub>IN</sub> (System clock=f(X <sub>IN</sub> )/4)	$\Pi$				$\overline{\mathbf{M}}$
Port D output	D <sub>0</sub> -D <sub>9</sub>		X			
Port P0, P1, P3 output	P00-P03 P10-P13 P30-P33		X			X
Port P0, P1, P2, P3, P4 input	P00-P03 P10-P13 P20, P21 P30-P33 P40-P43			X		
Interrupt input	INT		X			

#### SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### **BUILT-IN PROM VERSION**

In addition to the mask ROM version, the 4570 Group has the programmable ROM version software compatible with mask ROM. The One Time PROM version has PROM which can only be written to and not be erased.

The built-in PROM version has functions similar to those of the mask ROM version, but it has a PROM mode that enables writing to built-in PROM.

Table 16 shows the product of built-in PROM version. Figure 35 shows the pin configurations of built-in PROM version. The One Time PROM version has pin-compatibility with the mask ROM version.

Table 16 Product of built-in PROM version

Product	PROM size (X 10 bits)	RAM size (X 4 bits)	Package	ROM type
M34570E8FP	8192 words	128 words	36P2R-A	One Time PROM
M34570EDFP	16384 words	128 words	36P2R-A	One time FROW




Fig. 35 Pin configuration of built-in PROM version

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

#### (1) PROM mode

The built-in PROM version has a PROM mode in addition to a normal operation mode. The PROM mode is used to write to and read from the built-in PROM.

In the PROM mode, the programming adapter can be used with a general-purpose PROM programmer to write to or read from the built-in PROM as if it were M5M27C256K. Programming adapter is listed in Table 17. Contact addresses at the end of this book for the appropriate PROM programmer.

Writing and reading of built-in PROM
 Programming voltage is 12.5 V. Write the program in the PROM of the built-in PROM version as shown in Figure 36

#### (2) Notes on handling

- ① A high-voltage is used for writing. Take care that overvoltage is not applied. Take care especially at turning on the power.
- ② For the One Time PROM version Mitsubishi Electric corp. does not perform PROM writing test and screening in the assembly process and following processes. In order to improve reliability after writing, performing writing and test according to the flow shown in Figure 37 before using is recommended.

#### **Table 17 Programming adapter**

Microcomputer	Programming adapter
M34570E8FP, M34570EDFP	PCA7425




Fig. 36 PROM memory map





Fig. 37 Flow of writing and test of the product shipped in blank



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

77 CUEE (	10D -01A	)					
LZ-3H33-0	JOD CHIAC	)>			Mask R	OM number	
		HIP MICROCOMPUT	ER M34570M4-XXXFF		ig t	Date: Section head signature	Supervisor signature
Please fi	ll in all ite	ms marked *.			Rece		
Customar	Company name		TEL (	,		Responsible officer	Supervisor
Oustomer	Date issued	Date:	TLL (	,	Issuano		
Three One fl	sets of ERoppy disk	is required for each personal terms of EPROMs submitted	pattern if this order is ed (check in the appro	performe	ed by floo	ppy disk.	
masks on the verifyir	based on products on the dat	this data. We shall as we produce differ fron a contained in the EF	ssume the responsibility in this data. Thus, the opening submitted.	y for erro	rs only i must be	f the mask e especially	ROM data careful in
	Please fi  Customer  1. Confirm Three One fl  Orderi Specif If at lee masks on the verifying	A500 SERIES SINGLE-O  Please fill in all ite  Company name  Customer  Date issued  1. Confirmation Three sets of EF One floppy disk  Ordering by the Specify the type If at least two of masks based on on the products verifying the data	Company name  Customer  Date issued  1. Confirmation Three sets of EPROMs are required One floppy disk is required for each  Ordering by the EPROMs Specify the type of EPROMs submitted If at least two of the three sets of EP masks based on this data. We shall as on the products we produce differ from verifying the data contained in the EP	4500 SERIES MASK ROM ORDER CONFIRMATION FOR SINGLE-CHIP MICROCOMPUTER M34570M4-XXXFF MITSUBISHI ELECTRIC  Please fill in all items marked *.  Company name  Customer  TEL (  Date issued  Date:  1. Confirmation  Three sets of EPROMs are required for each pattern if this One floppy disk is required for each pattern if this order is  Ordering by the EPROMs  Specify the type of EPROMs submitted (check in the approach of the sets of the three sets of the three sets of the type of the three sets of the type of the type of the three sets of the type of the type of the type of the three sets of the type of t	4500 SERIES MASK ROM ORDER CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M34570M4-XXXFP MITSUBISHI ELECTRIC  Please fill in all items marked *.  Company name  Customer  Date issued  Date:  1. Confirmation  Three sets of EPROMs are required for each pattern if this order is One floppy disk is required for each pattern if this order is performed.  Ordering by the EPROMs  Specify the type of EPROMs submitted (check in the approximate be If at least two of the three sets of EPROMs submitted contain the id masks based on this data. We shall assume the responsibility for erro on the products we produce differ from this data. Thus, the customer verifying the data contained in the EPROMs submitted.	A500 SERIES MASK ROM ORDER CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M34570M4-XXXFP MITSUBISHI ELECTRIC  Please fill in all items marked *.  Company name  Customer  Date issued  Date:  1. Confirmation  Three sets of EPROMs are required for each pattern if this order is perform One floppy disk is required for each pattern if this order is performed by flo  Ordering by the EPROMs  Specify the type of EPROMs submitted (check in the approximate box). If at least two of the three sets of EPROMs submitted contain the identical of masks based on this data. We shall assume the responsibility for errors only if on the products we produce differ from this data. Thus, the customer must be verifying the data contained in the EPROMs submitted.	A500 SERIES MASK ROM ORDER CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M34570M4-XXXFP MITSUBISHI ELECTRIC  Please fill in all items marked *.  Company name  Customer  Date issued  Date:  Date:  Date officer  Date issued  Date:  1. Confirmation  Three sets of EPROMs are required for each pattern if this order is performed by EPRONe floppy disk is required for each pattern if this order is performed by floppy disk.  Ordering by the EPROMs  Specify the type of EPROMs submitted (check in the approximate box). If at least two of the three sets of EPROMs submitted contain the identical data, we wi masks based on this data. We shall assume the responsibility for errors only if the mask on the products we produce differ from this data. Thus, the customer must be especially verifying the data contained in the EPROMs submitted.

#### EPROM Type:



Set "FF16" in the shaded area.

Set "1112" in the area of low-order and high-order 5-bit data.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

GZZ-SH55-08B <91A0>

|--|

## 4500 SERIES MASK ROM ORDER CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M34570M4-XXXFP

MITS	JBISHI ELECIKIC	
sume the responsibility for er mask file. Thus, extreme care	rors only if the mask ROM data e must be taken to verify the ma ust be-3.5 inch 2HD type and	by the mask file generating utility. We shall asa on the products we produce differs from this ask file in the submitted floppy disk.  DOS/V format. And the number of the mask
File code		(hexadecimal notation)
Mask file name		.MSK (equal or less than eight characters)

#### \* 2. Mark Specification

Mark specification must be submitted using the correct form for the type of package being ordered. Fill out the approximate Mark Specification Form (36P2R-A for M34570M4-XXXFP) and attach to the Mask ROM Order Confirmation Form.

\* 3. Comments



G.	ZZ-SH55-0	09B <91A(	)>			ſ	Mask F	ROM number	
		SINGLE-C	S MASK ROM ORDER CON CHIP MICROCOMPUTER MI MITSUBISHI ELECTRI ms marked *.	34570M8-XXXI			Receipt	Date: Section head signature	Supervisor signature
*	Customer	Company name	TEL (			)	ture	Responsible officer	Supervisor
		Date issued	Date:				Issuance signature		
<b>▼</b>	One fl Orderi Specif If at le masks on the verifyii	sets of ER oppy disk  ng by the y the type east two of based on products ng the dat	of EPROMs submitted (che the three sets of EPROMs this data. We shall assume we produce differ from this of a contained in the EPROMs	if this order in the appose submitted continuity the responsibility ata. Thus, the	is perfo roximate ntain the lity for e	e box e ider errors ner m	t). ntical o only i	oppy disk. data, we wi f the mask e especially	II produce ROM data careful ir
	Ch	ecksum co	ode for entire EPROM area			(hex	adecii	mal notation	n)

#### EPROM Type:

27C256	27C512
Low-order 5-bit data 1FFF <sub>16</sub> 8.00K 1FFF <sub>16</sub> 8.00K 4000 <sub>16</sub> 8.00K 5FFF <sub>16</sub> 7FFF <sub>16</sub>	Low-order 5-bit data  High-order 5-bit data  High-order 5-bit data  FFFF16  8.00K  5FFF16  8.00K

Set "FF16" in the shaded area.

Set "1112" in the area of low-order and high-order 5-bit data.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

GZZ-SH55-09B <91A0>

Mask ROM numbe	er
----------------	----

# 4500 SERIES MASK ROM ORDER CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M34570M8-XXXFP MITSUBISHI ELECTRIC

sume the responsibility for el mask file. Thus, extreme car	rrors only if the mask ROM data e must be taken to verify the manust be-3.5 inch 2HD type and D	or the mask file generating utility. We shall asson the products we produce differs from this sk file in the submitted floppy disk. DOS/V format. And the number of the mask
File code		(hexadecimal notation)
Mask file name		.MSK (equal or less than eight characters)

#### \* 2. Mark Specification

Mark specification must be submitted using the correct form for the type of package being ordered. Fill out the approximate Mark Specification Form (36P2R-A for M34570M8-XXXFP) and attach to the Mask ROM Order Confirmation Form.

\* 3. Comments



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

G,	ZZ-SH55-1	10B <91A(	)>					N	Mask R	OM number	
			MASK ROM ORDE HIP MICROCOMPUT MITSUBISHI EL	TER M3	34570MD-				eipt	Date: Section head signature	Supervisor signature
	Please fil	l in all ite	ms marked *.					_	Receipt		
*	Customer	Company name		TEL (				)	ure	Responsible officer	Supervisor
		Date issued	Date:					-	Issuance signature		
*	One flooring Ordering Specify If at le	sets of ER oppy disk  ng by the y the type ast two of based on	PROMs are required is required for each  EPROMs of EPROMs submitt the three sets of EF this data. We shall a we produce differ from	pattern ed (che PROMs ssume	eck in the submitted the respo	approduction	perfor ximate in the r for e	med box iden	by flo  ).  Itical do	ppy disk. lata, we wi	ill produce ROM data
			a contained in the E		submitte	d.		(hex	adecin	nal notatio	n)

## EPROM Type:

27C	256	27C512
	000016	000016
Low-order 5-bit data	16.00K	Low-order 5-bit data 3FFF <sub>16</sub>
High-order 5-bit data	3FF <sub>16</sub> 4000 <sub>16</sub> 16.00K	High-order 5-bit data 16.00K
	7FFF <sub>16</sub>	FFFF <sub>16</sub>

Set "FF16" in the shaded area.

Set "1112" in the area of low-order and high-order 5-bit data.



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

GZZ-SH55-10B <91A0>

ask ROM number
----------------

# 4500 SERIES MASK ROM ORDER CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M34570MD-XXXFP MITSUBISHI ELECTRIC

sume the responsibility for el mask file. Thus, extreme car	rrors only if the mask ROM data e must be taken to verify the ma oust be-3.5 inch 2HD type and	by the mask file generating utility. We shall asa on the products we produce differs from this ask file in the submitted floppy disk.  DOS/V format. And the number of the mask
File code		(hexadecimal notation)
Mask file name		.MSK (equal or less than eight characters)

#### \* 2. Mark Specification

Mark specification must be submitted using the correct form for the type of package being ordered. Fill out the approximate Mark Specification Form (36P2R-A for M34570MD-XXXFP) and attach to the Mask ROM Order Confirmation Form.

\* 3. Comments




SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## MARK SPECIFICATION FORM 36P2R-A (36-PIN SHRINK SOP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name	
will subisfil to catalog frame	

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi catalog name and the special mark (if needed).


#### A. Standard Mitsubishi Mark



#### B. Customer's Parts Number + Mitsubishi catalog name



#### C. Special Mark Required



Note1: If the Special Mark is to be Printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible.

Mitsubishi lot number (6-digit or 7-digit) and Mask ROM number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the Special Mark, check the box below.

Please submit a clean original of the logo.

For the new special character fonts a clean font original (ideally logo drawing) must be submitted.


Special logo	requ	uired
İ		

 The standard Mitsubishi font is used for all characters except for a logo.



#### **PACKAGE OUTLINE**

36P2R-A Plastic 36pin 450mil SSOP



SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

## Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

#### Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

  Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples
- contained in these materials
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

  Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

  The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

  If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the
- approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.



© 1999 MITSUBISHI ELECTRIC CORP. New publication, effective April. 1999. Specifications subject to change without notice.

## **REVISION DESCRIPTION LIST**

## 4570 GROUP DATA SHEET

Rev. No.	Revision Description	Rev. date
1.0	First Edition	971022
2.0	Main revision points are described below.	990331
	•M34570MD-XXXFP and M34570EDFP (ROM expansion products [size: 16K 5 10 bits] ) added.	
	SBK and RBK instructions added and TABP p instruction function is expanded.	
	(TABP p instruction: When this instruction is executed after executing the SBK instruction, pages 64 to 127 are specified. When this instruction is executed after executing the RBK instruction, pages 0 to 63 are specified. When this instruction is executed after system is released from reset and returned from the RAM back-up mode, pages 0 to 63 are specified.)	
	BL, BML, BLA and BMLA instructions revised. Referred pages are expanded to pages 0 to 127 (p6 can be used for page specification.)	