16Mb(1M x 16 bit) Low Power SRAM

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY.

ALL INFORMATION IN THIS DOCUMENT IS PROVIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

- 1. For updates or additional information about Samsung products, contact your nearest Samsung office.
- 2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.
 - * Samsung Electronics reserves the right to change products or specification without notice.



Document Title

1M x16 bit Super Low Power and Low Voltage Full CMOS Static RAM

Revision History

Revision No.	<u>History</u>	Draft Date	<u>Remark</u>
0.0	Initial draft	November 14, 2003	Preliminary
1.0	Finalize	March 31, 2005	Final
2.0	Revised - Added Lead Free Products	May 11, 2005	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



1M x 16 bit Super Low Power and Low Voltage Full CMOS Static RAM

FEATURES

- Process Technology: Full CMOS
- Organization: 1M x16
- Power Supply Voltage: 2.7~3.3V
- Low Data Retention Voltage: 1.5V(Min)
- Three State Outputs
- Package Type: 48-FBGA 6.00x7.00

GENERAL DESCRIPTION


The K6F1616U6C families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support industrial operating temperature ranges. The families also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

				Power Dissipation			
Product Family	Operating Temperature	Vcc Range	Speed	Standby (IsB1, Typ.)	Operating (Icc1, Max)	PKG Type	
K6F1616U6C-F	Industrial(-40~85°C)	2.7~3.3V	55 ¹⁾ /70ns	5μA ²⁾	5mA	48-FBGA - 6.00x7.00	

- 1. The parameter is measured with 30pF test load.
- 2. Typical value is measured at Vcc=3.0V, Ta=25°C and not 100% tested.


PIN DESCRIPTION



48-FBGA: Top View (Ball Down)

Name	Function	Name	Function
CS1, CS2	Chip Select Inputs	Vcc	Power
ŌE	Output Enable Input	Vss	Ground
WE	Write Enable Input	UB	Upper Byte(I/O9~16)
A0~A19	Address Inputs	LB	Lower Byte(I/O1~8)
I/O1~I/O16	Data Inputs/Outputs	NC	No Connection

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Industrial Temperature Products(-40~85°C)						
Part Name Function						
K6F1616U6C-FF55	48-FBGA, 55ns, 3.0V					
K6F1616U6C-XF55	48-FBGA, 55ns, 3.0V, LF1)					
K6F1616U6C-FF70	48-FBGA, 70ns, 3.0V					
K6F1616U6C-XF70	48-FBGA, 70ns, 3.0V, LF ¹⁾					

^{1.} LF : Lead Free Product

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	LB	UB	I/O1~8	I/O _{9~16}	Mode	Power
Н	X ¹⁾	High-Z	High-Z	Deselected	Standby				
X ¹⁾	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	I	Н	Η	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	I	L	Η	Н	L	High-Z	Dout	Upper Byte Read	Active
L	Н	L	Н	L	L	Dout	Dout	Word Read	Active
L	I	X ¹⁾	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	I	X ¹⁾	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	X ¹⁾	L	L	L	Din	Din	Word Write	Active

^{1.} X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	Vin,Vout	n,Vout -0.2 to Vcc+0.3V(Max. 3.6V)	
Voltage on Vcc supply relative to Vss	Vcc -0.2 to 3.6		V
Power Dissipation	Po	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	TA	-40 to 85	°C

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS(1)

ltem	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	2.7	3.0	3.3	V
Ground	Vss	0	0	0	V
Input high voltage	VIH	2.2	-	Vcc+0.2 ²⁾	V
Input low voltage	VIL	-0.2 ³⁾	-	0.6	V

- 1. Ta=-40 to 85°C, otherwise specified

- 2. Overshoot: Vcc+2.0V in case of pulse width ≤20ns.
 3. Undershoot: -2.0V in case of pulse width ≤20ns.
 4. Overshoot and Undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	Cin	Vin=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions		Min	Typ¹)	Max	Unit
Input leakage current	lu	VIN=Vss to Vcc		-1	-	1	μΑ
Output leakage current	lLO	$\overline{\text{CS}}_1=\text{VIH or CS}_2=\text{VIL or }\overline{\text{OE}}=\text{VIH or }\overline{\text{WE}}=\text{VIL or }\overline{\text{LB}}=\overline{\text{UE}}$ $\text{Vio}=\text{Vss to Vcc}$	-1	-	1	μΑ	
A	ICC1	Cycle time=1 μ s, 100%duty, lio=0mA, \overline{CS} 1 \leq 0.2V, \overline{LB} \leq 0.2V or/and \overline{UB} \leq 0.2V, \overline{CS} 2 \leq 0.2V, \overline{US} 2 \leq 0.2V or \overline{VIN} 2 \leq 0.2V		-	-	5	mA
Average operating current	Icc2	Cycle time=Min, Iio=0mA, 100% duty, $\overline{\text{CS}}_1$ =ViL, $\overline{\text{CS}}_2$ =ViH, $\overline{\text{LB}}$ =ViL or/and $\overline{\text{UB}}$ =ViL, ViN=ViL or ViH		-	-	25	mΑ
	1002			-	-	30	ША
Output low voltage	Vol	IOL = 2.1mA		-	-	0.4	٧
Output high voltage	Vон	IOH = -1.0mA		2.4	-	-	V
Standby Current (CMOS)	ISB1	Other input =0~Vcc 1) CS1≥Vcc-0.2V, CS2≥Vcc-0.2V(CS1 controlled) or 2) 0V≤CS2≤0.2V(CS2 controlled)	Other input =0~Vcc 1) CS1≥Vcc-0.2V, CS2≥Vcc-0.2V(CS1 controlled) or				μА


^{1.} Typical values are measured at Vcc=3.0V, Ta=25°C and not 100% tested.



AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level: 0.2V to Vcc-0.2V Input rising and falling time: 5ns Input and output reference voltage:1.5V Output load(see right): CL=100pF+1TTL CL=30pF+1TTL



- 1. Including scope and jig capacitance
- 2. R₁=3070Ω, R₂=3150Ω 3. V_{TM} =2.8V

AC CHARACTERISTICS (Vcc=2.7~3.3V, TA=-40 to 85°C)

Devemates List				Spee	d Bins		
	Parameter List	Symbol	55	īns	70)ns	Units
			Min	Max	Min	Max	
	Read cycle time	trc	55	-	70	-	ns
	Address access time	taa	-	55	-	70	ns
	Chip select to output	tco	-	55	-	70	ns
	Output enable to valid output	toE	-	25	-	35	ns
	LB, UB valid to data output	tва	-	55	-	70	ns
Read	Chip select to low-Z output	tLZ	10	-	10	-	ns
rtead	Output enable to low-Z output	toLz	5	-	5	-	ns
	LB, UB enable to low-Z output	tBLZ	10	-	10	-	ns
	Output hold from address change	tон	10	-	10	-	ns
	Chip disable to high-Z output	tHZ	0	20	0	25	ns
	OE disable to high-Z output	tonz	0	20	0	25	ns
	UB, LB disable to high-Z output	tвнz	0	20	0	25	ns
	Write cycle time	twc	55	-	70	-	ns
	Chip select to end of write	tcw	45	-	60	-	ns
	Address set-up time	tas	0	-	0	-	ns
	Address valid to end of write	taw	45	-	60	-	ns
	Write pulse width	twp	40	-	50	-	ns
Write	Write recovery time	twr	0	-	0	-	ns
	Write to output high-Z	twnz	0	20	0	20	ns
	Data to write time overlap	tow	25	-	30	-	ns
	Data hold from write time	tDH	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	ns
	LB, UB valid to end of write	tsw	45	-	60	-	ns

DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition	Min	Тур	Max	Unit
Vcc for data retention	VDR	<u>CS</u> 1≥Vcc-0.2V¹), VIN≥0V	1.5	-	3.3	V
Data retention current	IDR	Vcc=1.5V, CS 1≥Vcc-0.2V¹¹, VIN≥0V	-	1.02)	15	μΑ
Data retention set-up time	tSDR	See data retention waveform	0	-	-	20
Recovery time	tRDR	See data retention wavelorm	tRC	-	-	ns

^{1. 1)} CS₁≥Vcc-0.2V, CS₂≥Vcc-0.2V(CS₁ controlled) or


^{2.} Typical value are measured at Ta=25°C and not 100% tested.




^{2) 0≤}CS2≤0.2V(CS2 controlled)

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}1=\overline{OE}=VIL$, $CS2=\overline{WE}=VIH$, \overline{UB} or/and $\overline{LB}=VIL$)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage
- 2. At any given temperature and voltage condition, thz(Max.) is less than tLz(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)






TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)




NOTES (WRITE CYCLE)

- 2. tcw is measured from the $\overline{\text{CS}}1$ going low to the end of write.
- 3. tas is measured from the address valid to the beginning of write.
- 4. twn is measured from the end of write to the address change. twn is applied in case a write ends with $\overline{\text{CS}}1$ or $\overline{\text{WE}}$ going high.

DATA RETENTION WAVEFORM








^{1.} A write occurs during the overlap(twr) of low $\overline{CS}1$ and low \overline{WE} . A write begins when $\overline{CS}1$ goes low and \overline{WE} goes low with asserting \overline{UB} or \overline{LB} for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} for double byte operation. A write ends at the earliest transition when $\overline{CS}1$ goes high and \overline{WE} goes high. The twr is measured from the beginning of write to the end of write.


Unit: millimeters

PACKAGE DIMENSION


48 BALL FINE PITCH BGA(0.75mm ball pitch)

Top View






Side View



	Min	Тур	Max
Α	-	0.75	-
В	5.90	6.00	6.10
B1	-	3.75	-
С	6.90	7.00	7.10
C1	-	5.25	-
D	0.40	0.45	0.50
E	-	-	1.00
E1	0.25	-	-
Y	-	-	0.10

Detail A



Notes.

- 1. Bump counts: 48(8 row x 6 column)
- 2. Bump pitch: $(x,y)=(0.75 \times 0.75)(typ.)$
- 3. All tolerance are ± 0.050 unless specified beside figure.
- 4. Typ: Typical
- 5. Y is coplanarity: 0.10(Max)

