# 256Mbit GDDR SDRAM

4M x 16Bit x 4 Banks Graphic Double Data Rate Synchronous DRAM

# Revision 1.7 June 2004

Samsung Electronics reserves the right to change products or specification without notice.



Rev 1.7 (June 2004)

### **Revision History**

#### Revision 1.7 (June 15, 2004) - Target Spec

• Changed VDD/VDDQ of K4D551638F-TC33 from 2.8V + 0.1V to 2.8V(min)/2.95V(max)

#### Revision 1.6 (March 31, 2004) - Target Spec

• AC Changes : Refer to the AC characteristics of page 13 and 14.

#### Revision 1.5 (March 18, 2004) - Target Spec

• Added K4D551638F-TC33 in the data sheet.

#### Revision 1.4 (February 27, 2004) - Target Spec

• Added K4D551638F-TC36/40 in the data sheet.

#### Revision 1.3 (December 5, 2003)

• Changed VDD/VDDQ of K4D551638F-TC50 from 2.5V + 5% to 2.6V + 0.1V

#### Revision 1.2 (November 11, 2003)

• "Wrtie-Interrupted by Read Function" is supported

#### **Revision 1.1 (October 13, 2003)**

• Defined ICC7 value

#### Revision 1.0 (October 10, 2003)

Defined DC spec

• Changed part number of 16Mx16 GDDR F-die from K4D561638F-TC to K4D551638F-TC.

#### Revision 0.1 (October 2, 2003) - Target Spec

- Added Lead free package part number in the data sheet.
- Removed K4D561638F-TC40 from the data sheet.

#### Revision 0.0 (July 2, 2003) - Target Spec

• Defined Target Specification



# Target Spec 256M GDDR SDRAM

# 4M x 16Bit x 4 Banks Graphic Double Data Rate Synchronous DRAM with Bi-directional Data Strobe and DLL

## FEATURES

- 2.6V + 0.1V power supply for device operation
- 2.6V ± 0.1V power supply for I/O interface
- SSTL\_2 compatible inputs/outputs
- 4 banks operation
- MRS cycle with address key programs
  - -. Read latency 3 (clock)
  - -. Burst length (2, 4 and 8)
  - -. Burst type (sequential & interleave)
- All inputs except data & DM are sampled at the positive going edge of the system clock
- · Differential clock input
- No Write-Interrupted by Read Function

- 2 DQS's (1DQS / Byte)
- · Data I/O transactions on both edges of Data strobe
- · DLL aligns DQ and DQS transitions with Clock transition
- Edge aligned data & data strobe output
- · Center aligned data & data strobe input
- DM for write masking only
- Auto & Self refresh
- 64ms refresh period (8K cycle)
- 66pin TSOP-II
- Maximum clock frequency up to 300MHz
- · Maximum data rate up to 600Mbps/pin

# ORDERING INFORMATION

Part NO.	Max Freq.	Max Data Rate	Interface	Package	
K4D551638F-TC33	300MHz	MHz 600Mbps/pin			
K4D551638F-TC36	275MHz	550Mbps/pin			
K4D551638F-TC40	250MHz	500Mbps/pin	SSTL_2	66pin TSOP-II	
K4D551638F-TC50	200MHz	400Mbps/pin			
K4D551638F-TC60*	166MHz	333Mbps/pin			

1. K4D551638F-LC is the Lead Free package part number.

2. For the K4D551638F-TC60, VDD & VDDQ = 2.5V <u>+</u> 5%

3. For the K4D551638F-TC36, VDD & VDDQ = 2.8V ± 0.1V 4. For the K4D551638F-TC33, VDD & VDDQ = 2.8V ~ 2.95V

## **GENERAL DESCRIPTION**

#### FOR 4M x 16Bit x 4 Bank GDDR SDRAM

The K4D551638F is 268,435,456 bits of hyper synchronous data rate Dynamic RAM organized as 4 x 4,194,304 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous features with Data Strobe allow extremely high performance up to 1.1GB/s/chip. I/O transactions are possible on both edges of the clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the device to be useful for a variety of high performance memory system applications.



# **Target Spec** 256M GDDR SDRAM

## **PIN CONFIGURATION (Top View)**

					1	
VDD		1 (	C	66		Vss
DQ <sub>0</sub>		2		65		DQ15
VDDQ	Γ	3		64		Vssq
DQ1		4		63		DQ14
DQ2	Γ	5		62		DQ13
Vssq	Γ	6		61		VDDQ
DQ <sub>3</sub>	Γ	7		60		DQ <sub>12</sub>
DQ4		8		59		DQ11
VDDQ		9		58		Vssq
DQ5		10	66 PIN TSOP(II)	57		DQ10
DQ <sub>6</sub>		11	(400mil x 875mil)	56		DQ9
Vssq		12	(0.65 mm Pin Pitch)	55		VDDQ
DQ7		13		54		DQ8
NC		14		53		NC
VDDQ	Ľ	15		52		Vssq
LDQS	Ľ	16		51		UDQS
NC	Γ	17		50		NC
VDD		18		49		VREF
NC	Γ	19		48		Vss
LDM		20		47		UDM
WE		21		46		CK
CAS		22		45		СК
RAS		23		44		CKE
CS		24		43		NC
NC		25		42		A12
BA <sub>0</sub>	Ľ	26		41		A11
BA1		27		40		A9
AP/A <sub>10</sub>		28		39		A8
A <sub>0</sub>		29		38		A7
A1	С	30		37	Ρ	A <sub>6</sub>
A2		31		36	Ρ	A5
A3	С	32		35	Ρ	A4
VDD		33		34	Ρ	Vss

### **PIN DESCRIPTION**

CK, CK	Differential Clock Input	BA0, BA1	Bank Select Address
CKE	Clock Enable	A0 ~A12	Address Input
CS	Chip Select	DQ0 ~ DQ15	Data Input/Output
RAS	Row Address Strobe	Vdd	Power
CAS	Column Address Strobe	Vss	Ground
WE	Write Enable	Vddq	Power for DQ's
L(U)DQS	Data Strobe	Vssq	Ground for DQ's
L(U)DM	Data Mask	NC	No Connection
RFU	Reserved for Future Use	VREF	Reference voltage



- 4 -

Rev 1.7 (June 2004)

# Target Spec256M GDDR SDRAM

## **INPUT/OUTPUT FUNCTIONAL DESCRIPTION**


Symbol	Туре	Function
CK, <del>CK</del> *1	Input	The differential system clock Input. All of the inputs are sampled on the rising edge of the clock except DQ's and DM's that are sampled on both edges of the DQS.
CKE	Input	Activates the CK signal when high and deactivates the $\overline{CK}$ signal when low. By deactivating the clock, CKE low indicates the Power down mode or Self refresh mode.
CS	Input	CS enables the command decoder when low and disabled the com- mand decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
RAS	Input	Latches row addresses on the positive going edge of the CK with $\overline{\text{RAS}}$ low. Enables row access & precharge.
CAS	Input	Latches column addresses on the positive going edge of the CK with $\overline{\text{CAS}}$ low. Enables column access.
WE	Input	Enables write operation and row precharge. Latches data in starting from $\overline{CAS}$ , $\overline{WE}$ active.
LDQS,UDQS	Input/Output	Data input and output are synchronized with both edge of DQS. For the x16, LDQS corresponds to the data on DQ0-DQ7 ; UDQS corresponds to the data on DQ8-DQ15.
LDM,UDM	Input	Data in Mask. Data In is masked by DM Latency=0 when DM is high in burst write. For the x16, LDM corresponds to the data on DQ0-DQ7 ; UDM correspons to the data on DQ8-DQ15.
DQ0 ~ DQ15	Input/Output	Data inputs/Outputs are multiplexed on the same pins.
BA0, BA1	Input	Selects which bank is to be active.
A0 ~ A12	Input	Row/Column addresses are multiplexed on the same pins. Row addresses : RA0 ~ RA12, Column addresses : CA0 ~ CA8.
VDD/VSS	Power Supply	Power and ground for the input buffers and core logic.
VDDQ/VSSQ	Power Supply	Isolated power supply and ground for the output buffers to provide improved noise immunity.
Vref	Power Supply	Reference voltage for inputs, used for SSTL interface.
NC/RFU	No connection/ Reserved for future use	This pin is recommended to be left "No connection" on the device

\*1 : The timing reference point for the differential clocking is the cross point of CK and  $\overline{CK}$ . For any applications using the single ended clocking, apply VREF to  $\overline{CK}$  pin.



# Target Spec 256M GDDR SDRAM

## BLOCK DIAGRAM (4Mbit x 16I/O x 4 Bank)






## FUNCTIONAL DESCRIPTION


#### • Power-Up Sequence

#### DDR SDRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

- 1. Apply power and keep CKE at low state (All other inputs may be undefined)
  - Apply VDD before VDDQ .
  - Apply VDDQ before VREF & VTT
- 2. Start clock and maintain stable condition for minimum 200us.
- 3. The minimum of 200us after stable power and clock(CK, CK), apply NOP and take CKE to be high .
- 4. Issue precharge command for all banks of the device.
- 5. Issue a EMRS command to enable DLL
- \*1 6. Issue a MRS command to reset DLL. The additional 200 clock cycles are required to lock the DLL.
- \*1,2 7. Issue precharge command for all banks of the device.
  - 8. Issue at least 2 or more auto-refresh commands.
  - 9. Issue a mode register set command with A8 to low to initialize the mode register.
  - \*1 The additional 200cycles of clock input is required to lock the DLL after enabling DLL.
  - \*2 Sequence of 6&7 is regardless of the order.




<sup>t</sup> When the operating frequency is changed, DLL reset should be required again. After DLL reset again, the minimum 200 cycles of clock input is needed to lock the DLL.



# *Target Spec* 256M GDDR SDRAM

## **MODE REGISTER SET(MRS)**

The mode register stores the data for controlling the various operating modes of DDR SDRAM. It programs CAS latency, addressing mode, burst length, test mode, DLL reset and various vendor specific options to make DDR SDRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after EMRS setting for proper operation. The mode register is written by asserting low on CS, RAS, CAS and WE (The DDR SDRAM should be in active mode with CKE already high prior to writing into the mode register). The state of address pins A0 ~ A12 and BA0, BA1 in the same cycle as CS, RAS, CAS and WE going low is written in the mode register. Minimum two clock cycles are requested to complete the write operation in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses A0 ~ A2, addressing mode uses A3, CAS latency(read latency from column address) uses A4 ~ A6. A7 is used for test mode. A8 is used for DLL reset. A7,A8, BA0 and BA1 must be set to low for normal MRS operation. Refer to the table for specific codes for various burst length, addressing modes and CAS latencies.




SAMSUNG - 8 -Rev 1.7 (June 2004) ELECTRONICS

# Target Spec 256M GDDR SDRAM

## **EXTENDED MODE REGISTER SET(EMRS)**

The extended mode register stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore the extended mode register must be written after power up for enabling or disabling DLL. The extended mode register is written by asserting low on CS, RAS, CAS, WE and high on BA0(The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register). The state of address pins A0, A2 ~ A5, A7 ~ A12 and BA1 in the same cycle as CS, RAS, CAS and WE going low are written in the extended mode register. A1 and A6 are used for setting driver strength to normal, weak or matched impedance. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. All the other address pins except A0,A1,A6 and BA0 must be set to low for proper EMRS operation. Refer to the table for specific codes.



\*1 : RFU(Reserved for future use) should stay "0" during EMRS cycle.



## **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-0.5 ~ 3.6	V
Voltage on VDD supply relative to Vss	Vdd	-1.0 ~ 3.6	V
Voltage on VDDQ supply relative to Vss	Vddq	-0.5 ~ 3.6	V
Storage temperature	Тята	-55 ~ +150	٥C
Power dissipation	Po	2.0	W
Short circuit current	los	50	mA

**Note :** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

## POWER & DC OPERATING CONDITIONS(SSTL\_2 In/Out)

Recommended operating conditions(Voltage referenced to Vss=0V, TA=0 to 65°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Device Supply voltage	Vdd	2.5	2.6	2.7	V	1, 7
Output Supply voltage	Vddq	2.5	2.6	2.7	V	1
Reference voltage	Vref	0.49*Vddq	-	0.51*Vddq	V	2
Termination voltage	Vtt	VREF-0.04	Vref	VREF+0.04	V	3
Input logic high voltage	VIH(DC)	Vref+0.15	-	VDDQ+0.30	V	4
Input logic low voltage	VIL(DC)	-0.30	-	VREF-0.15	V	5
Output logic high voltage	Voн	Vtt+0.76	-	-	V	Іон=-15.2mA
Output logic low voltage	Vol	-	-	Vtt-0.76	V	IOL=+15.2mA
Input leakage current	lı∟	-5	-	5	uA	6
Output leakage current	IOL	-5	-	5	uA	6

Note: 1. Under all conditions VDDQ must be less than or equal to VDD.

 VREF is expected to equal 0.50\*VDDQ of the transmitting device and to track variations in the DC level of the same. Peak to peak noise on the VREF may not exceed + 2% of the DC value. Thus, from 0.50\*VDDQ, VREF is allowed + 25mV for DC error and an additional + 25mV for AC noise.

- 3. Vtt of the transmitting device must track VREF of the receiving device.
- 4. VIH(max.)= VDDQ +1.5V for a pulse width and it can not be greater than 1/3 of the cycle rate.
- 5. VIL(mim.)= -1.5V for a pulse width and it can not be greater than 1/3 of the cycle rate.
- 6. For any pin under test input of  $0V \le VIN \le VDD$  is acceptable. For all other pins that are not under test VIN=0V.
- 7. For the K4D551638F-TC60 , VDD & VDDQ =2.5V  $\pm$  5%
  - , For the K4D551638F-TC36 , VDD & VDDQ =2.8V  $\pm$  0.1V
  - and For the K4D551638F-TC33 , VDD & VDDQ =  $2.8V \sim 2.95V$



# Target Spec256M GDDR SDRAM

## **DC CHARACTERISTICS**

Recommended operating conditions Unless Otherwise Noted, TA=0 to 65°C)

Devementer	Parameter Symbol Test Co				Version			Unit	Nata
Parameter	Symbol	Test Condition	-33	-36	-40	-50	-60	Unit	Note
Operating Current (One Bank Active)	ICC1	Burst Lenth=2 tRc ≥ tRc(min) IoL=0mA, tcc= tcc(min)	TBD	TBD	TBD	150	125	mA	1
Precharge Standby Current in Power-down mode	ICC2P	$CKE \le VIL(max), tcc=tcc(min)$	TBD	TBD	TBD	4	3	mA	
Precharge Standby Current in Non Power-down mode	ICC2N	$\label{eq:cke} \begin{split} CKE &\geq VIH(min), \ CS \geq VIH(min), \\ tcc &= tcc(min) \end{split}$	TBD	TBD	TBD	25	20	mA	
Active Standby Current power-down mode	ІссзР	$CKE \le VIL(max), tcc=tcc(min)$	TBD	TBD	TBD	55	35	mA	
Active Standby Current in in Non Power-down mode	ІссзN	$\label{eq:cke} \begin{split} CKE &\geq VIH(min), \ CS \geq VIH(min), \\ tcc &= tcc(min) \end{split}$	TBD	TBD	TBD	75	56	mA	
Operating Current (Burst Mode)	ICC4	$trc \ge trFc(min)trc \ge trFc(min)$ Page Burst, All Banks activated.	TBD	TBD	TBD	250	200	mA	
Refresh Current	ICC5	trc ≥ trFc(min)	TBD	TBD	TBD	200	180	mA	2
Self Refresh Current	ICC6	$CKE \le 0.2V$	TBD	TBD	TBD	3	3	mA	
Operating Current (4Bank Interleaving)	ICC7	Burst Length=4, tRc ≥ tRFc(min) IoL=0mA, tcc = tcc(min)	TBD	TBD	TBD	380	350	mA	

Note : 1. Measured with outputs open.

2. Refresh period is 64ms

# AC INPUT OPERATING CONDITIONS

Recommended operating conditions(Voltage referenced to Vss=0V, VDD=2.6V+0.1V, VDDQ=2.6V+0.1V, TA=0 to 65°C)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Input High (Logic 1) Voltage; DQ	Vін	VREF+0.35	-	-	V	
Input Low (Logic 0) Voltage; DQ	VIL	-	-	Vref-0.35	V	
Clock Input Differential Voltage; CK and CK	Vid	0.7	-	VDDQ+0.6	V	1
Clock Input Crossing Point Voltage; CK and $\overline{CK}$	Vix	0.5*Vddq-0.2	-	0.5*VDDQ+0.2	V	2

Note: 1. VID is the magnitude of the difference between the input level on CK and the input level on  $\overline{CK}$ 


2. The value of VIX is expected to equal 0.5\*VDDQ of the transmitting device and must track variations in the DC level of the same



# Target Spec 256M GDDR SDRAM

## AC OPERATING TEST CONDITIONS (VDD= $2.6V \pm 0.1V$ , TA= 0 to $65^{\circ}$ C)

Parameter	Value	Unit	Note
Input reference voltage for CK(for single ended)	0.50*VDDQ	V	
CK and CK signal maximum peak swing	1.5	V	
CK signal minimum slew rate	1.0	V/ns	
Input Levels(VIH/VIL)	Vref+0.35/Vref-0.35	V	
Input timing measurement reference level	Vref	V	
Output timing measurement reference level	Vtt	V	
Output load condition	See Fig.1		



# CAPACITANCE (VDD=2.6V, TA= 25°C, f=1MHz)

Parameter	Symbol	Min	Мах	Unit
Input capacitance( CK, CK)	CIN1	1.0	5.0	pF
Input capacitance(Ao~A12, BAo~BA1)	CIN2	1.0	4.0	pF
Input capacitance ( CKE, CS, RAS,CAS, WE )	Сімз	1.0	4.0	pF
Data & DQS input/output capacitance(DQ0~DQ15)	Соит	1.0	6.5	pF
Input capacitance(DM0 ~ DM3)	CIN4	1.0	6.5	pF

## **DECOUPLING CAPACITANCE GUIDE LINE**

Recommended decoupling capacitance added to power line at board.

Parameter	Symbol	Value	Unit
Decoupling Capacitance between VDD and Vss	CDC1	0.1 + 0.01	uF
Decoupling Capacitance between VDDQ and VSSQ	CDC2	0.1 + 0.01	uF

Note: 1. VDD and VDDQ pins are separated each other.

All VDD pins are connected in chip. All VDDQ pins are connected in chip.

2. Vss and Vssq pins are separated each other

All Vss pins are connected in chip. All Vssq pins are connected in chip.



Rev 1.7 (June 2004)

# Target Spec 256M GDDR SDRAM

## **AC CHARACTERISTICS**

Demonster	0h.el	-3	3	-3	6	-4	0	-5	0	-6	-60		Nata
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CK cycle time CL=3	tCK	3.3	10	3.6	10	4.0	10	5.0	10	6.0	12	ns	
CK high level width	tCH	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tCK	
CK low level width	tCL	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tCK	
DQS out access time from CK	tDQSCK	-0.6	0.6	-0.6	0.6	-0.6	0.6	-0.55	0.55	-0.6	0.6	ns	
Output access time from CK	tAC	-0.6	0.6	-0.6	0.6	-0.6	0.6	-0.65	0.65	-0.7	0.7	ns	
Data strobe edge to Dout edge	tDQSQ	-	0.35	-	0.4	-	0.4	-	0.4	-	0.45	ns	1
Read preamble	tRPRE	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	tCK	
Read postamble	tRPST	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tCK	
CK to valid DQS-in	tDQSS	0.85	1.15	0.85	1.15	0.85	1.15	0.72	1.28	0.75	1.25	tCK	
DQS-In setup time	tWPRES	0	-	0	-	0	-	0	-	0	-	ns	
DQS-in hold time	tWPREH	0.35	-	0.35	-	0.35	-	0.25	-	0.25	-	tCK	
DQS write postamble	tWPST	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tCK	
DQS-In high level width	tDQSH	0.4	0.6	0.4	0.6	0.4	0.6	0.35	-	0.35	-	tCK	
DQS-In low level width	tDQSL	0.4	0.6	0.4	0.6	0.4	0.6	0.35	-	0.35	-	tCK	
Address and Control input setup	tIS	0.9	-	0.9	-	0.9	-	0.6	-	0.8	-	ns	
Address and Control input hold	tIH	0.9	-	0.9	-	0.9	-	0.6	-	0.8	-	ns	
DQ and DM setup time to DQS	tDS	0.35	-	0.4	-	0.4	-	0.4	-	0.45	-	ns	
DQ and DM hold time to DQS	tDH	0.35	-	0.4	-	0.4	-	0.4	-	0.45	-	ns	
		tCLmin		tCLmin		tCLmin		tCLmin		tCLmin			
Clock half period	tHP	or	-	or	-	or	-	or	-	or	-	ns	1
		tCHmin		tCHmin		tCHmin		tCHmin		tCHmin			
Data output hold time from DQS	tQH	tHP- 0.35	-	tHP-0.4	-	tHP-0.4	-	tHP-0.5	-	tHP- 0.55	-	ns	1

Note 1 :

- The JEDEC DDR specification currently defines the output data valid window(tDV) as the time period when the data strobe and all data associated with that data strobe are coincidentally valid.

- The previously used definition of tDV(=0.35tCK) artificially penalizes system timing budgets by assuming the worst case output vaild window even then the clock duty cycle applied to the device is better than 45/55%

- A new AC timing term, tQH which stands for data output hold time from DQS is difined to account for clock duty cycle variation and replaces tDV

- tQHmin = tHP-X where

. tHP=Minimum half clock period for any given cycle and is defined by clock high or clock low time(tCH,tCL)

. X=A frequency dependent timing allowance account for tDQSQmax



# Target Spec 256M GDDR SDRAM

# **AC CHARACTERISTICS (I)**

Devementer	Cumhal	-3	33	-3	36	-40		-5	50	-60		11:::4	Note
Parameter	Symbol	Min	Max	Unit	Note								
Row cycle time	tRC	15	-	15	-	13	-	12	-	10	-	tCK	
Refresh row cycle time	tRFC	17	-	17	-	15	-	14	-	12	-	tCK	
Row active time	tRAS	10	100K	10	100K	9	100K	8	100K	7	100K	tCK	
RAS to CAS delay for Read	tRCDRD	5	-	5	-	4	-	4	-	3	-	tCK	
RAS to CAS delay for Write	tRCDWR	3	-	3	-	2	-	2	-	2	-	tCK	
Row precharge time	tRP	5	-	5	-	4	-	4	-	3	-	tCK	
Row active to Row active	tRRD	3	-	3	-	3	-	2	-	2	-	tCK	
Last data in to Row precharge @Nor- mal Precharge	tWR	3	-	3	-	3	-	3	-	3	-	tCK	1
Last data in to Row precharge @Auto Precharge	tWR_A	3	-	3	-	3	-	3	-	3	-	tCK	1
Last data in to Read command	tCDLR	3	-	2	-	2	-	2	-	1	-	tCK	1
Col. address to Col. address	tCCD	1	-	1	-	1	-	1	-	1	-	tCK	
Mode register set cycle time	tMRD	2	-	2	-	2	-	2	-	2	-	tCK	
Auto precharge write recovery + Pre- charge	tDAL	8	-	8	-	7	-	7	-	6	-	tCK	
Exit self refresh to read command	tXSR	200	-	200	-	200	-	200	-	200	-	tCK	
Power down exit time	tPDEX	3tCK +tIS	-	3tCK +tIS	-	3tCK +tIS	-	1tCK +tIS	-	1tCK +tIS	-	ns	
Refresh interval time	tREF	7.8	-	7.8	-	7.8	-	7.8	-	7.8	-	US	

Note : 1. For normal write operation, even numbers of Din are to be written inside DRAM

## **AC CHARACTERISTICS (II)**

(Unit : Number of Clock)

#### K4D551638D-TC33

Frequency	Cas Latency	tRC	tRFC	tRAS	tRCDRD	tRCDWR	tRP	tRRD	tDAL	Unit
300MHz ( 3.3ns )	3	15	17	10	5	3	5	3	8	tCK

#### K4D551638D-TC36

Frequency	Cas Latency	tRC	tRFC	tRAS	tRCDRD	tRCDWR	tRP	tRRD	tDAL	Unit
275MHz ( 3.6ns )	3	15	17	10	5	3	5	3	8	tCK

#### K4D551638D-TC40

Frequency	Cas Latency	tRC	tRFC	tRAS	tRCDRD	tRCDWR	tRP	tRRD	tDAL	Unit
250MHz ( 4.0ns )	3	13	15	9	4	2	4	3	7	tCK
200MHz ( 5.0ns )	3	12	14	8	4	2	4	3	7	tCK

#### K4D551638D-TC50

Frequency	Cas Latency	tRC	tRFC	tRAS	tRCDRD	tRCDWR	tRP	tRRD	tDAL	Unit
200MHz ( 5.0ns )	3	12	14	8	4	2	4	3	7	tCK


#### K4D551638D-TC60

Frequency	Cas Latency	tRC	tRFC	tRAS	tRCDRD	tRCDWR	tRP	tRRD	tDAL	Unit
166MHz ( 6.0ns )	3	10	12	7	3	2	3	2	6	tCK

SAMSUNG ELECTRONICS

### Write Interrupted by a Read & DM

A burst write can be interrupted by a read command of any bank. The DQ's must be in the high impedance state at least one clock cycle before the interrupting read data appear on the outputs to avoid data contention. When the read command is registered, any residual data from the burst write cycle must be masked by DM. The delay from the last data to read command (tCDLR) is required to avoid the data contention DRAM inside. Data that are presented on the DQ pins before the read command is initiated will actually be written to the memory. Read command interrupting write can not be issued at the next clock edge of that of write command.




The following function established how a Read command may interrupt a Write burst and which input data is not written into the memory.

- 1. For Read commands interrupting a Write burst, the minimum Write to Read command delay is 2 clock cycles. The case where the Write to Read delay is 1 clock cycle is disallowed
- For Read commands interrupting a Write burst, the DM pin must be used to mask the input data words which immediately precede the interrupting Read operation and the input data word which immediately follows the interrupting Read operation
- 3. For all cases of a Read interrupting a Write, the DQ and DQS buses must be released by the driving chip (i.e., the memory controller) in time to allow the buses to turn around before the DDR SDRAM drives them during a read operation.
- 4. If input Write data is masked by the Read command, the DQS input is ignored by the DDR SDRAM.

\* This function is only supported in 200/166MHz.



## PACKAGE DIMENSIONS (66pin TSOP-II)





- 16 -