256M AND type Flash Memory More than 16,057-sector (271,299,072-bit)

# HITACHI

ADE-203-1178A (Z) Rev. 1.0 May. 10, 2000

### Description

The Hitachi HN29W25611T is a CMOS Flash Memory with AND type multi-level memory cells. It has fully automatic programming and erase capabilities with a single 3.3 V power supply. The functions are controlled by simple external commands. To fit the I/O card applications, the unit of programming and erase is as small as (2048 + 64) bytes. Initial available sectors of HN29W25611T are more than 16,057 (98% of all sector address) and less than 16,384 sectors.

### Features

- On-board single power supply (V<sub>CC</sub>):  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$
- Organization
  - AND Flash Memory: (2048 + 64) bytes  $\times$  (More than 16,057 sectors)
  - Data register: (2048 + 64) bytes
- Multi-level memory cell
  - 2 bit/per memory cell
- Automatic programming
  - Sector program time: 3.0 ms (typ)
  - System bus free
  - Address, data latch function
  - Internal automatic program verify function
  - Status data polling function
- Automatic erase
  - Single sector erase time: 1.5 ms (typ)
  - System bus free
  - Internal automatic erase verify function
  - Status data polling function




- Erase mode
  - Single sector erase ((2048 + 64) byte unit)
- Fast serial read access time:
  - First access time: 50 µs (max)
  - Serial access time: 50 ns (max)
- Low power dissipation:
  - $I_{CC2} = 50 \text{ mA} \text{ (max)} \text{ (Read)}$
  - $I_{SB2} = 50 \ \mu A \ (max) \ (Standby)$
  - ----  $I_{CC3}/I_{CC4} = 40 \text{ mA} \text{ (max)} \text{ (Erase/Program)}$
  - $I_{SB3} = 5 \ \mu A \ (max) \ (Deep \ standby)$
- The following architecture is required for data reliability.
  - Error correction: more than 3-bit error correction per each sector read
  - Spare sectors: 1.8% (290 sectors) within usable sectors

### **Ordering Information**

Type No.	Available sector	Package
HN29W25611T-50H	More than 16,057 sectors	$12.0 \times 18.40 \text{ mm}^2$ 0.5 mm pitch 48-pin plastic TSOP I (TFP-48D)

### **Pin Arrangement**




### **Pin Description**


Function
Input/output
Chip enable
Output enable
Write enable
Command data enable
Power supply
Ground
Ready/Busy
Reset
Serial clock
No connection

Note: 1. All  $V_{cc}$  and  $V_{ss}$  pins should be connected to a common power supply and a ground, respectively.

# **Block Diagram**



### **Memory Map and Address**



### **Pin Function**

 $\overline{CE}$ :  $\overline{CE}$  is used to select the device. The status returns to the standby at the rising edge of  $\overline{CE}$  in the reading operation. However, the status does not return to the standby at the rising edge of  $\overline{CE}$  in the busy state in programming and erase operation.

 $\overline{OE}$ : Memory data and status register data can be read, when  $\overline{OE}$  is V<sub>IL</sub>.

 $\overline{\text{WE}}$ : Commands and address are latched at the rising edge of  $\overline{\text{WE}}$ .

SC: Programming and reading data is latched at the rising edge of SC.

**RES:** RES pin must be kept at the  $V_{ILR}$  ( $V_{SS} \pm 0.2$  V) level when  $V_{CC}$  is turned on and off. In this way, data in the memory is protected against unintentional erase and programming. RES must be kept at the  $V_{IHR}$  ( $V_{CC} \pm 0.2$  V) level during any operations such as programming, erase and read.

**CDE:** Commands and data are latched when  $\overline{\text{CDE}}$  is  $V_{IL}$  and address is latched when  $\overline{\text{CDE}}$  is  $V_{IH}$ .

**RDY/Busy:** The RDY/Busy indicates the program/erase status of the flash memory. The RDY/Busy signal is initially at a high impedance state. It turns to a  $V_{OL}$  level after the (40H) command in programming operation or the (B0H) command in erase operation. After the erase or programming operation finishes, the RDY/Busy signal turns back to the high impedance state.

**I/O0 to I/O7:** The I/O pins are used to input data, address and command, and are used to output memory data and status register data.

Mode	CE	ŌĒ	WE	SC	RES	CDE	RDY/Busy*	<sup>3</sup> I/O0 to I/O7
Deep standby	×*4	×	×	×	$V_{ILR}$	×	V <sub>OH</sub>	High-Z
Standby	V <sub>IH</sub>	×	×	×	$V_{IHR}$	×	V <sub>OH</sub>	High-Z
Output disable	VIL	$V_{\text{IH}}$	$V_{\text{IH}}$	×	$V_{IHR}$	×	V <sub>OH</sub>	High-Z
Status register read*1	VIL	$V_{\rm IL}$	$V_{\rm IH}$	×	$V_{\text{IHR}}$	×	V <sub>OH</sub>	Status register outputs
Command write*2	V <sub>IL</sub>	V <sub>IH</sub>	VIL	V	V <sub>IHR</sub>	VIL	V <sub>OH</sub>	Din

### **Mode Selection**

Notes: 1. Default mode after the power on is the status register read mode (refer to status transition). From I/O0 to I/O7 pins output the status, when  $\overline{CE} = V_{IL}$  and  $\overline{OE} = V_{IL}$  (conventional read operation condition).

2. Refer to the command definition. Data can be read, programmed and erased after commands are written in this mode.

3. The RDY/Busy bus should be pulled up to  $V_{cc}$  to maintain the  $V_{OH}$  level while the RDY/Busy pin outputs a high impedance.

4. An  $\times$  means "Don't care". The pin level can be set to either V<sub>IL</sub> or V<sub>IH</sub> referred to DC characteristics.

# **Command Definition**\*<sup>1, 2</sup>

				First bus c	ycle	Second bus cycle		
Command			Bus cycles	Operation mode* <sup>3</sup>	Data in	Operation mode	Data in	Data out
Read	Serial read (1)	(Without CA)	3	Write	00H	Write	SA (1)*4	
		(With CA)	3 + 2h*6	Write	00H	Write	SA (1)*4	
	Serial read (2)		3	Write	F0H	Write	SA (1)*4	
	Read identifier	codes	1	Write	90H	Read		ID* <sup>8, 9</sup>
	Data recovery	read	1	Write	01H	Read		Recovery data
Auto erase	Single sector		4	Write	20H	Write	SA (1)*4	
Auto program	Program (1)	(Without CA <sup>*7</sup> )	4	Write	10H	Write	SA (1)*4	
		(With CA*7)	4 + 2h*6	Write	10H	Write	SA (1)*4	
	Program (2)*10		4	Write	1FH	Write	SA (1)*4	
	Program (3) (0	Control bytes)*7	4	Write	0FH	Write	SA (1)*4	
	Program (4)	(WithoutCA*7)	4	Write	11H	Write	SA (1)*4	
		(With CA*7)	4 + 2h*6	Write	11H	Write	SA (1)*4	
Reset			1	Write	FFH			
Clear status re	egister		1	Write	50H			
Data recovery	write		4	Write	12H	Write	SA (1)*4	

				Third bus c	ycle	Fourth bus cycle		
Command			Bus cycles	Operation mode	Data in	Operation mode	Data in	
Read	Serial read (1)	(Without CA)	3	Write	SA (2)*4			
		(With CA)	3 + 2h*6	Write	SA (2)*4	Write	CA (1)*5	
	Serial read (2)		3	Write	SA (2)*4			
	Read identifier	codes	1					
	Data recovery	read	1					
Auto erase	Single sector		4	Write	SA (2)*4	Write	B0H*11	
Auto program	Program (1)	(Without CA* <sup>7</sup> )	4	Write	SA (2)*4	Write	40H <sup>*11, 12</sup>	
		(With CA*7)	4 + 2h*6	Write	SA (2)*4	Write	CA (1)	
	Program (2)*10		4	Write	SA (2)*4	Write	40H*11, 12	
	Program (3) (0	Control bytes)*7	4	Write	SA (2)*4	Write	40H*11, 12	
	Program (4)	(WithoutCA*7)	4	Write	SA (2)*4	Write	40H <sup>*11, 12</sup>	
		(With CA*7)	4 + 2h*6	Write	SA (2)*4	Write	CA (1)	
Reset			1					
Clear status re	egister		1					
Data recovery	write		4	Write	SA (2)*4	Write	40H <sup>*11, 12</sup>	

				Fifth bus cy	/cle	Sixth bus cycle		
Command			Bus cycles	Operation mode	Data in	Operation mode	Data in	
Read	Serial read (1)	(Without CA)	3					
		(With CA)	3 + 2h*6	Write	CA (2)*5			
	Serial read (2)		3					
	Read identifier	codes	1					
	Data recovery	read	1					
Auto erase	Single sector		4					
Auto program	Program (1)	(Without CA* <sup>7</sup> )	4					
		(With CA*7)	4 + 2h* <sup>6</sup>	Write	CA (2)*5	Write	40H <sup>*11, 12</sup>	
	Program (2)*10		4					
	Program (3) (0	Control bytes)*	7 4					
	Program (4)	(WithoutCA*7)	4					
		(With CA*7)	4 + 2h*6	Write	CA (2)	Write	40H*11, 12	
Reset			1					
Clear status re	egister		1					
Data recovery	write		4					

Notes: 1. Commands and sector address are latched at rising edge of WE pulses. Program data is latched at rising edge of SC pulses.

2. The chip is in the read status register mode when  $\overline{\text{RES}}$  is set to V<sub>IHR</sub> first time after the power up.

3. Refer to the command read and write mode in mode selection.

4. SA (1) = Sector address (A0 to A7), SA (2) = Sector address (A8 to A13).

5. CA (1) = Column address (A0 to A7), CA (2) = Column address (A8 to A11). (0  $\leq$  A11 to A0  $\leq$  83FH)

The variable h is the input number of times of set of CA (1) and CA (2) (1 ≤ h ≤ 2048 + 64).
 Set of CA (1) and CA (2) can be input not only one time but free times.

7. By using program (1) and (3), data can additionally be programmed for each sector before erase.

8. ID = Identifier code; Manufacturer code (07H), Device code (99H).

9. The manufacturer identifier code is output when  $\overline{\text{CDE}}$  is low and the device identifier code is output when  $\overline{\text{CDE}}$  is high.

- 10. Before program (2) operations, data in the programmed sector must be erased.
- 11. No commands can be written during auto program and erase (when the RDY/Busy pin outputs a V<sub>oL</sub>).
- 12. The fourth or sixth cycle of the auto program comes after the program data input is complete.

### **Mode Description**

#### Read

**Serial Read (1):** Memory data D0 to D2111 in the sector of address SA is sequentially read. Output data is not valid after the number of the SC pulse exceeds 2112. When CA is input, memory data D (m) to D (m + j) in the sector of address SA is sequentially read. Then output data is not valid after the number of the SC pulse exceeds (2112 to m). The mode turns back to the standby mode at any time when  $\overline{CE}$  is V<sub>IH</sub>.

Serial Read (2): Memory data D2048 to D2111 in the sector of address SA is sequentially read. Output data is not valid after the number of the SC pulse exceeds 64. The mode turns back to the standby mode at any time when  $\overline{\text{CE}}$  is V<sub>IH</sub>.

#### **Automatic Erase**

**Single Sector Erase:** Memory data D0 to D2111 in the sector of address SA is erased automatically by internal control circuits. After the sector erase starts, the erasure completion can be checked through the  $RDY/\overline{Busy}$  signal and status data polling. All the bits in the sector are "1" after the erase. The sector valid data stored in a part of memory data D2048 to D2111 must be read and kept outside of the sector before the sector erase.


#### **Automatic Program**

**Program (1):** Program data PD0 to PD2111 is programmed into the sector of address SA automatically by internal control circuits. When CA is input, program data PD (m) to PD (m + j) is programmed from CA into the sector of address SA automatically by internal control circuits. By using program (1), data can additionally be programed for each sector before the following erase. When the column is programmed, the data of the column must be [FF]. After the programming starts, the program completion can be checked through the RDY/Busy signal and status data polling. Programmed bits in the sector turn from "1" to "0" when they are programmed. The sector valid data should be included in the program data PD2048 to PD2111.

**Program (2):** Program data PD0 to PD2111 is programmed into the sector of address SA automatically by internal control circuits. After the programming starts, the program completion can be checked through the RDY/Busy signal and status data polling. Programmed bits in the sector turn from "1" to "0" when they are programmed. The sector must be erased before programming. The sector valid data should be included in the program data PD2048 to PD2111.

**Program (3):** Program data PD2048 to PD2111 is programmed into the sector of address SA automatically by internal control circuits. By using program (3), data can additionally be programed for each sector befor the following erase. When the column is programmed, the data of the column must be [FF]. After the programming starts, the program completion can be checked through the RDY/Busy signal and status data polling. Programmed bits in the sector turn from "1" to "0" when they are programmed.

**Program (4):** Program data PD0 to PD2111 is programmed into the sector of address SA automatically by internal control circuits. When CA is input, program data PD (m) to PD (m + j) is programmed from CA into the sector of address SA automatically by internal control circuits. By using program (4), data can be rewritten for each sector before the following erase. So the column data before programming operation are either "1" or "0". In this mode, E/W number of times must be counted whenever program (4) execute. After the programming starts, the program completion can be checked through the RDY/Busy signal and status data polling. The sector valid data should be included in the program data PD2048 to PD2111.



#### **Status Register Read**

The status returns to the status register read mode from standby mode, when  $\overline{CE}$  and  $\overline{OE}$  is  $V_{IL}$ . In the status register read mode, I/O pins output the same operation status as in the status data polling defined in the function description.

### **Identifier Read**

The manufacturer and device identifier code can be read in the identifier read mode. The manufacturer and device identifier code is selected with  $\overline{\text{CDE}} V_{IL}$  and  $V_{IH}$ , respectively.

#### **Data Recovery Read**


When the programming was an error, the program data can be read by using data recovery read. When an additional programming was an error, the data compounded of the program data and the origin data in the sector address SA can be read. Output data are not valid after the number of SA pulse exceeds 2112. The mode turns back to the standby mode at any time when  $\overline{CE}$  is  $V_{IH}$ . The read data are invalid when addresses are latched at a rising edge of  $\overline{WE}$  pulse after the data recovery read command is written.

### **Data Recovery Write**


When the programming into a sector of address SA was an error, the program data can be rewritten automatically by internal control circuit into the other selected sector of address SA'. In this case, top address [SA13] of sector of address SA' must be the same as SA. Since the data recovery write mode is internally Program (4) mode, rewritten sector of address SA' needs no sector erase before rewrite. After the data recovery write mode starts, the program completion can be checked through the RDY/Busy signal and the status data polling.

# Command/Address/Data Input Sequence


Serial Read (1) (With CA before SC)




Serial Read (1) (With CA after SC)




### Serial Read (1) (Without CA), (2)




#### **Single Sector Erase**




### Program (1), (4) (With CA before SC)




### Program (1), (4) (With CA after SC)



### Program (1), (4) (Without CA)




Program (2)




### HITACHI

14


### Program (3)




### **ID Read Mode**




### Data Recovery Read Mode



### Data Recovery Write Mode



### **Status Transition**



# **Absolute Maximum Ratings**

Symbol	Value	Unit	Notes
V <sub>cc</sub>	-0.6 to +7	V	1
V <sub>ss</sub>	0	V	
Vin, Vout	-0.6 to +7	V	1, 2
Topr	0 to +70	°C	
Tstg	-65 to +125	°C	3
Tbias	-10 to +80	°C	
	V <sub>cc</sub> V <sub>ss</sub> Vin, Vout Topr Tstg	V <sub>cc</sub> -0.6 to +7           V <sub>ss</sub> 0           Vin, Vout         -0.6 to +7           Topr         0 to +70           Tstg         -65 to +125	V <sub>cc</sub> -0.6 to +7         V           V <sub>ss</sub> 0         V           Vin, Vout         -0.6 to +7         V           Topr         0 to +70         °C           Tstg         -65 to +125         °C

Notes: 1. Relative to  $V_{ss}$ .

2. Vin, Vout = -2.0 V for pulse width  $\leq 20$  ns.

3. Device storage temperature range before programming.

# **Capacitance** (Ta = $25^{\circ}$ C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Мах	Unit	Test conditions
Input capacitance	Cin	_	_	6	pF	Vin = 0 V
Output capacitance	Cout	—	_	12	pF	Vout = 0 V

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	I <sub>LI</sub>	_	_	2	μΑ	Vin = $V_{ss}$ to $V_{cc}$
Output leakage current	I <sub>LO</sub>	_	—	2	μA	Vout = $V_{ss}$ to $V_{cc}$
Standby $V_{cc}$ current	I <sub>SB1</sub>	_	0.3	1	mA	$\overline{CE} = V_{IH}$
	I <sub>SB2</sub>	_	30	50	μΑ	$\label{eq:expansion} \begin{split} \overline{\text{CE}} &= \text{V}_{\text{CC}} \pm 0.2 \text{ V},\\ \overline{\text{RES}} &= \text{V}_{\text{CC}} \pm 0.2 \text{ V} \end{split}$
Deep standby $V_{cc}$ current	I <sub>SB3</sub>	_	1	5	μA	$\overline{\text{RES}} = V_{ss} \pm 0.2 \text{ V}$
Operating V <sub>cc</sub> current	I <sub>CC1</sub>	_	20	25	mA	lout = 0 mA, f = 0.2 MHz
	I <sub>CC2</sub>	_	30	50	mA	lout = 0 mA, f = 20 MHz
Operating V <sub>cc</sub> current (Program)	I <sub>CC3</sub>	_	20	40	mA	In programming
Operating V <sub>cc</sub> current (Erase)	I <sub>CC4</sub>	_	20	40	mA	In erase
Input voltage	V <sub>IL</sub>	-0.3*1,2	_	0.8	V	
	V <sub>IH</sub>	2.0	_	$V_{cc}$ + 0.3 <sup>*3</sup>	V	
Input voltage (RES pin)	V <sub>ILR</sub>	-0.2	—	0.2	V	
	V <sub>IHR</sub>	$V_{cc} - 0.2$	_	V <sub>cc</sub> + 0.2	V	
Output voltage	V <sub>ol</sub>	_	_	0.4	V	I <sub>oL</sub> = 2 mA
	V <sub>OH</sub>	2.4	—		V	I <sub>он</sub> = –2 mA

# **DC Characteristics** ( $V_{cc} = 3.3 \text{ V} \pm 0.3 \text{ V}$ , Ta = 0 to +70°C)

Notes: 1.  $V_{IL}$  min = -1.0 V for pulse width  $\leq$  50 ns in the read operation.  $V_{IL}$  min = -2.0 V for pulse width  $\leq$  20 ns in the read operation.

2.  $V_{IL}$  min = -0.6 V for pulse width  $\leq$  20 ns in the erase/data programming operation.

V<sub>IH</sub> max = V<sub>cc</sub> + 1.5 V for pulse width ≤ 20 ns. If V<sub>IH</sub> is over the specified maximum value, the operations are not guaranteed.

# AC Characteristics ( $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ , Ta = 0 to +70°C)

### **Test Conditions**

- Input pulse levels: 0.4 V/2.4 V
- Input pulse levels for  $\overline{\text{RES}}$ : 0.2 V/V<sub>CC</sub> 0.2 V
- Input rise and fall time:  $\leq 5$  ns
- Output load: 1 TTL gate + 100 pF (Including scope and jig.)
- Reference levels for measuring timing: 0.8 V, 1.8 V

### Power on and off, Serial Read Mode

Write cycle time         t_{cwc         120           ns           Serial clock cycle time         t_{acc         50           ns           CE setup time         t_{acc         0           ns           CE hold time         t_{ces}         0           ns           Write pulse time         t_{wet         40           ns           Address setup time         t_{as}         50           ns           Address setup time         t_{as}         50           ns           Data setup time         t_{as}         50           ns           SC to output delay         t_{acc}           ns            OE setup time before read         t_{ces}         0          ns            OE setup time before         t_ces         0          ns            OE setup time before         t_ces         0          ns          ns           OE setup time before         t_ces         0 <td< th=""><th>Parameter</th><th>Symbol</th><th>Min</th><th>Тур</th><th>Max</th><th>Unit</th><th>Test conditions</th><th>Notes</th></td<>	Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Notes
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Write cycle time	t <sub>cwc</sub>	120	_	_	ns		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Serial clock cycle time	t <sub>scc</sub>	50	_	_	ns		
	CE setup time	t <sub>CES</sub>	0	_	_	ns		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	CE hold time	t <sub>CEH</sub>	0	_	_	ns		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Write pulse time	t <sub>wP</sub>	60	_		ns	$\overline{CE} = V_{IL}, \ \overline{OE} = V_{IH}$	
Address hold time $t_{AH}$ 10        ns         Data setup time $t_{BS}$ 50        ns         Data hold time $t_{HH}$ 10        ns         SC to output delay $t_{SAC}$ ns         DE setup time for SC $t_{OES}$ 0        ns         DE low to output low-Z $t_{OEL}$ 0        40       ns         DE setup time before read $t_{OER}$ 250        -ns          OE setup time before read $t_{OER}$ 250        -ns          OE setup time before read $t_{OER}$ 250        ns          SC to output hold $t_{SH}$ 15         ns          SC to output float $t_{DF}$ 40       ns       CE = $OE = V_{L}, WE = V_{H}$ 1         WE to SC delay time $t_{SH}$ 15         ns       SC       SC to Output float $t_{DF}$ ns         SC to DE hold time $t_{SDH}$ 50        -       ns	Write pulse high time	t <sub>wPH</sub>	40	_	_	ns		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Address setup time	t <sub>AS</sub>	50	_	_	ns		
Data hold time $t_{DH}$ 10nsSC to output delay $t_{SAC}$ 50ns $\overline{CE} = \overline{OE} = V_{IL}$ , $\overline{WE} = V_{IH}$ $\overline{OE}$ setup time for SC $t_{OEL}$ 0-40ns $\overline{OE}$ low to output low-Z $t_{OEL}$ 0-40ns $\overline{OE}$ setup time before read $t_{OER}$ 250ns $\overline{OE}$ setup time before $t_{OEWS}$ 0ns $\overline{OE}$ solution to output hold $t_{SH}$ 15ns $\overline{CE}$ to output hold $t_{SH}$ 15ns $\overline{CE}$ solution that $t_{DF}$ ns $\overline{CE} = \overline{OE} = V_{IL}$ , $\overline{WE} = V_{IH}$ $\overline{DE}$ high to output float $t_{DF}$ ns $\overline{CE} = \overline{OE} = V_{IL}$ , $\overline{WE} = V_{IH}$ $\overline{DE}$ high to output float $t_{DF}$ ns $\overline{CE} = \overline{OE} = V_{IL}$ , $\overline{WE} = V_{IH}$ $\overline{DE}$ high to output float $t_{DF}$ ns $\overline{CE} = \overline{OE} = V_{IL}$ , $\overline{WE} = V_{IH}$ $\overline{DE}$ high to output float $t_{DF}$ ms $s_{CL}$ to SC delay time $t_{SPL}$ 20ns $\overline{SC}$ to DE hold time $t_{SPL}$ 20ns $\overline{SC}$ setup time for WE $t_{COS}$ 0ns $\overline{CDE}$ setup time for WE $t_{COS}$ 0ns $\overline{CDE}$ setup time for RES $t_{VRS}$ 1 <td>Address hold time</td> <td>t<sub>AH</sub></td> <td>10</td> <td>_</td> <td></td> <td>ns</td> <td></td> <td></td>	Address hold time	t <sub>AH</sub>	10	_		ns		
SC to output delay $t_{SAC}$ 50ns $\overline{CE} = \overline{OE} = V_{IL}$ , $\overline{WE} = V_{IH}$ $\overline{OE}$ setup time for SC $t_{OES}$ 0ns $\overline{OE}$ low to output low-Z $t_{OEL}$ 040ns $\overline{OE}$ setup time before read $t_{OER}$ 250ns $\overline{OE}$ setup time before $t_{OEWS}$ 0ns $\overline{OE}$ bigh to output float $t_{DFF}$ ns $\overline{CE} = \overline{OE} = V_{IL}$ , $\overline{WE} = V_{IH}$ $\overline{OE}$ high to output float $t_{SFH}$ 1ms $\overline{SC}$ to $\overline{OE}$ hold time $t_{SFH}$ 1ms $SC to \overline{OE} hold timet_{SFH}20ns\overline{SC} setup time for \overline{WE}t_{COS}0ns\overline{CDE} setup time for \overline{WE}t_{COH}20ns\overline{CDE} setup time for \overline{RES}t_{VRS}1\mu_{SS}\overline{CE} setup time for \overline{RES}t_{CESR}1\mu_{SS}\overline{CE} se$	Data setup time	t <sub>DS</sub>	50	—		ns		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Data hold time	t <sub>DH</sub>	10	_	_	ns		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	SC to output delay	t <sub>sac</sub>	_	_	50	ns	$\overline{CE} = \overline{OE} = V_{IL}, \ \overline{WE} = V_{IH}$	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	OE setup time for SC	t <sub>OES</sub>	0	_	_	ns		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	OE low to output low-Z	t <sub>oel</sub>	0	_	40	ns		
command writeSC to output hold $t_{SH}$ 15ns $\overline{CE} = \overline{OE} = V_{IL}$ , $\overline{WE} = V_{IH}$ $\overline{OE}$ high to output float $t_{DF}$ 40ns $\overline{CE} = V_{IL}$ , $\overline{WE} = V_{IH}$ 1 $\overline{WE}$ to SC delay time $t_{WSD}$ 50 $\mu s$ 2 $\overline{RES}$ to $\overline{CE}$ setup time $t_{RP}$ 1msSC to $\overline{OE}$ hold time $t_{SOH}$ 50nsSC to $\overline{OE}$ hold time $t_{SOH}$ 50nsSC to $\overline{OE}$ hold time $t_{SOH}$ 20nsSC pulse width $t_{SP}$ 20nsSC pulse low time $t_{SOH}$ 20nsSC setup time for $\overline{CE}$ $t_{SCS}$ 0ns $\overline{CDE}$ setup time for $\overline{WE}$ $t_{CDH}$ 20ns $\overline{CDE}$ hold time for $\overline{WE}$ $t_{CDH}$ 20ns $V_{CC}$ setup time for $\overline{RES}$ $t_{VRS}$ 1 $\mu$ $\mu$ $\overline{RES}$ to $V_{C}$ hold time $t_{VRH}$ 1 $\mu$ $\mu$ $\overline{RES}$ to $V_{C}$ hold time $t_{VRH}$ 1 $\mu$ $\mu$ $\overline{CE}$ setup time for $\overline{RES}$ $t_{DFP}$ 0ns $\overline{CE}$ high to device ready $t_{BSY}$ 1ms $\overline{CE}$ pulse high time $t_{CPH}$ 200nsCE is up	OE setup time before read	t <sub>oer</sub>	250	_	_	ns		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	•	t <sub>oews</sub>	0	—	—	ns		
$\begin{array}{ c c c c c c c c c } \hline WE to SC delay time & t_{_{WSD}} & 50 & & & \mu s & 2 \\ \hline RES to \overline{CE} setup time & t_{_{RP}} & 1 & & & ms & \\ \hline SC to \overline{OE} hold time & t_{_{SOH}} & 50 & & & ns & \\ \hline SC pulse width & t_{_{SP}} & 20 & & & ns & \\ \hline SC pulse low time & t_{_{SPL}} & 20 & & & ns & \\ \hline SC pulse low time & t_{_{SPL}} & 20 & & & ns & \\ \hline SC setup time for \overline{CE} & t_{_{SCS}} & 0 & & & ns & \\ \hline \overline{CDE} setup time for \overline{WE} & t_{_{CDS}} & 0 & & & ns & \\ \hline \overline{CDE} hold time for \overline{WE} & t_{_{CDH}} & 20 & & & ns & \\ \hline \overline{CDE} hold time for \overline{WE} & t_{_{CDH}} & 20 & & & ns & \\ \hline V_{cc} setup time for \overline{RES} & t_{_{VRS}} & 1 & & & \mu s & \overline{CE} = V_{_{IH}} & \\ \hline \overline{RES} to V_{_{CC}} hold time & t_{_{VRH}} & 1 & & & \mu s & \overline{CE} = V_{_{IH}} & \\ \hline \overline{CE} setup time for \overline{RES} & t_{_{CESR}} & 1 & & & \mu s & \\ \hline RDY/Busy undefined for V_{_{CC}} & t_{_{DFP}} & 0 & & & ns & \\ \hline \overline{RES} high to device ready & t_{_{BSY}} & & & 1 & ms & \\ \hline \hline \overline{CE} pulse high time & t_{_{CPH}} & 200 & & & ns & \\ \hline \hline \overline{CE} pulse high time & t_{_{CPH}} & 200 & & & ns & \\ \hline \hline \hline \hline \hline RES high to device ready & t_{_{BSY}} & & & 1 & ms & \\ \hline \hline$	SC to output hold	t <sub>sH</sub>	15	_		ns	$\overline{CE} = \overline{OE} = V_{IL}, \ \overline{WE} = V_{IH}$	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	OE high to output float	t <sub>DF</sub>	_	_	40	ns	$\overline{CE} = V_{IL}, \ \overline{WE} = V_{IH}$	1
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	WE to SC delay time	t <sub>wsp</sub>	50	—	—	μs		2
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\overline{\text{RES}}$ to $\overline{\text{CE}}$ setup time	t <sub>RP</sub>	1	_	_	ms		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	SC to $\overline{OE}$ hold time	t <sub>son</sub>	50	_	_	ns		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	SC pulse width	t <sub>sP</sub>	20	_		ns		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	SC pulse low time	t <sub>spl</sub>	20	_	_	ns		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	SC setup time for $\overline{CE}$	t <sub>scs</sub>	0	_	_	ns		
V <sub>cc</sub> setup time for $\overline{\text{RES}}$ $t_{\text{VRS}}$ 1 $\mu$ s $\overline{\text{CE}} = V_{\text{IH}}$ $\overline{\text{RES}}$ to $V_{cc}$ hold time $t_{\text{VRH}}$ 1 $\mu$ s $\overline{\text{CE}} = V_{\text{IH}}$ $\overline{\text{CE}}$ setup time for $\overline{\text{RES}}$ $t_{cESR}$ 1 $\mu$ s $\overline{\text{RDY/Busy}}$ undefined for $V_{cc}$ $t_{DFP}$ 0nsoff $\overline{\text{RES}}$ high to device ready $t_{BSY}$ 1 $\overline{\text{CE}}$ pulse high time $t_{CPH}$ 200ns $\overline{\text{CE}}$ , $\overline{\text{WE}}$ setup time for $\overline{\text{RES}}$ $t_{CWRS}$ 0ns	$\overline{\text{CDE}}$ setup time for $\overline{\text{WE}}$	t <sub>cDS</sub>	0	_	_	ns		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\overline{\text{CDE}}$ hold time for $\overline{\text{WE}}$	t <sub>CDH</sub>	20	_	_	ns		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$V_{cc}$ setup time for $\overline{\text{RES}}$	t <sub>vrs</sub>	1	_	_	μs	$\overline{CE} = V_{IH}$	
$ \begin{array}{c} \mbox{RDY/Busy} \mbox{ undefined for } V_{\rm CC} & t_{\rm DFP} & 0 & - & - & ns \\ \mbox{off} & & \\ \hline \mbox{RES high to device ready} & t_{\rm BSY} & - & - & 1 & ms \\ \hline \mbox{CE pulse high time} & t_{\rm CPH} & 200 & - & - & ns \\ \hline \mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & ns \\ \hline \mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & ns \\ \hline \mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & ns \\ \hline \mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & ns \\ \hline \mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & ns \\ \hline \mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & ns \\ \hline \mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & ns \\ \hline \mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & ns \\ \hline \mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & ns \\ \hline \mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & ns \\ \hline \mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & ns \\ \hline \mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & ns \\ \hline \mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & ns \\ \hline \mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & ns \\ \hline \mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & ns \\ \hline \mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & ns \\ \hline \mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & ns \\ \hline \\mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & ns \\ \hline \\mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & - & ns \\ \hline \\mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & - & ns \\ \hline \\mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & - & ns \\ \hline \\\mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & - & ns \\ \hline \\\mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & - & ns \\ \hline \\\\mbox{CE, WE setup time for RES} & t_{\rm CWRS} & 0 & - & - & - & ns \\ \hline \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\$	$\overline{\rm RES}$ to $\rm V_{cc}$ hold time	t <sub>vRH</sub>	1	_	_	μs	$\overline{CE} = V_{IH}$	
offRES high to device ready $t_{BSY}$ 1ms $\overline{CE}$ pulse high time $t_{CPH}$ 200ns $\overline{CE}$ , $\overline{WE}$ setup time for $\overline{RES}$ $t_{CWRS}$ 0ns	$\overline{\text{CE}}$ setup time for $\overline{\text{RES}}$	t <sub>CESR</sub>	1	_	_	μs		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			0	—	—	ns		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	RES high to device ready	t <sub>BSY</sub>	_	_	1	ms		
CE, WE setup time for RES     t <sub>CWRS</sub> 0      ns	CE pulse high time		200	_		ns		
	$\overline{\text{CE}}$ , $\overline{\text{WE}}$ setup time for $\overline{\text{RES}}$		0	_		ns		
	$\overline{\text{RES}}$ to $\overline{\text{CE}}, \overline{\text{WE}}$ hold time	t <sub>cwrh</sub>	0	_	_	ns		

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Notes
SC setup for $\overline{\text{WE}}$	t <sub>sw</sub>	50	—	_	ns		
$\overline{\text{CE}}$ hold time for $\overline{\text{OE}}$	t <sub>con</sub>	0	_	—	ns		
SA (2) to CA (2) delay time	t <sub>SCD</sub>	—	_	30	μs		
RDY/Busy setup for SC	t <sub>RS</sub>	200	_	—	ns		
Time to device busy on read mode	t <sub>DBR</sub>	_	_	1	μs		
Busy time on reset mode	t <sub>RBSY</sub>	_	45	_	μs		

Notes: 1.  $t_{DF}$  is a time after which the I/O pins become open.

2.  $t_{_{WSD}}$  (min) is specified as a reference point only for SC, if  $t_{_{WSD}}$  is greater than the specified  $t_{_{WSD}}$  (min) limit, then access time is controlled exclusively by  $t_{_{SAC}}$ .

### Program, Erase and Erase Verify


$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
CE         setup time         t_{CEB}         0          ns           CE         hold time         t_{CEH}         0          ns           Write pulse time         t_wPH         40           ns           Address setup time         t_As         50           ns           Address hold time         t_AH         10           ns           Data setup time         t_BB         50           ns           Data setup time before command torews         0           ns           OE setup time before status vrite         torews         0           ns           OE setup time before read         tores         250           ns           Time to device busy to read         tores          150         ns           Time to device busy on read         tores          150         ns           Auto erase time         t_Asse          1.5         10.0         ms           Program(2)         t_Asse          2.5         20.0         ms <t< td=""><td>Write cycle time</td><td>t<sub>cwc</sub></td><td>120</td><td>_</td><td>_</td><td>ns</td><td></td><td></td></t<>	Write cycle time	t <sub>cwc</sub>	120	_	_	ns		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Serial clock cycle time	t <sub>scc</sub>	50	—	—	ns		
Write pulse time         twp         60         -         -         ns           Write pulse high time         twpH         40         -         -         ns           Address setup time         tas         50         -         -         ns           Address hold time         tas         50         -         -         ns           Data setup time         tos         50         -         -         ns           Data setup time         tos         50         -         -         ns           Data hold time         tos         0         -         -         ns           OE setup time before command tos         tos         0         -         -         ns           OE setup time before read         tos         250         -         -         ns           Time to device busy         tos         -         -         150         ns           Time to device busy on read         tos         -         -         15         10.0         ms           Auto erase time         tAss         -         1.5         10.0         ms         -           Program(1)         (3)         -         -         3.5         3	CE setup time	t <sub>CES</sub>	0	_	—	ns		
Write pulse high time       tm       tm       40       -       -       ns         Address setup time       tas       50       -       -       ns         Address hold time       tas       50       -       -       ns         Data setup time       tas       50       -       -       ns         Data setup time       tas       50       -       -       ns         Data setup time       tas       50       -       -       ns         Data hold time       tast       10       -       -       ns         Data bold time       tast       tast       0       -       -       ns         OE setup time before command write       toews       0       -       -       ns         OE setup time before read       toers       250       -       -       ns         Time to device busy       toer       -       150       ns       ns         Auto erase time       tass       -       1.5       10.0       ms         Auto program time       tass       -       3.0       20.0       ms         Program(2)       tass       -       3.5       30.0       ms <td>CE hold time</td> <td>t<sub>CEH</sub></td> <td>0</td> <td>_</td> <td>—</td> <td>ns</td> <td></td> <td></td>	CE hold time	t <sub>CEH</sub>	0	_	—	ns		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Write pulse time	t <sub>wP</sub>	60	—	—	ns		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Write pulse high time	t <sub>wPH</sub>	40	_	_	ns		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Address setup time	t <sub>AS</sub>	50	_	_	ns		
Data hold time $t_{DH}$ 10nsOE setup time before command write $t_{OEWS}$ 0nsOE setup time before status polling $t_{OER}$ 40nsOE setup time before read $t_{OER}$ 250nsTime to device busy $t_{OER}$ 250nsTime to device busy on read mode $t_{OBR}$ 150nsAuto erase time $t_{ASE}$ 1.510.0msAuto program time Program(1), (3) $t_{ASP}$ 2.520.0msProgram(2) $t_{ASP}$ 3.530.0msProgram(4), Data recovery write $t_{MSD}$ 50 $\mu_S$ WE to SC delay time on recovery read mode $t_{OPH}$ 200nsCE pulse high time $t_{OPH}$ 200nsSC pulse low time $t_{SPL}$ 20nsData setup time for SC $t_{SOH}$ 30nsData setup time for SC $t_{SOH}$ 30nsData hold time for SC $t_{SOH}$ 30nsSC setup for $\overline{VE}$ $t_{SOH}$ 50nsSC setup for $\overline{VE}$ $t_{SOH}$ 30nsCE pulse high time $t_{SOH}$ 30nsSC setup for $\overline{VE}$ </td <td>Address hold time</td> <td>t<sub>AH</sub></td> <td>10</td> <td>_</td> <td>_</td> <td>ns</td> <td></td> <td></td>	Address hold time	t <sub>AH</sub>	10	_	_	ns		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Data setup time	t <sub>DS</sub>	50	_	_	ns		
write $t_{OEPS}$ 40           ns $\overline{OE}$ setup time before read $t_{OER}$ 250           ns           Time to device busy $t_{DB}$ ns           Time to device busy on read $t_{DBR}$ 150         ns           Auto erase time $t_{ASE}$ 1.5         10.0         ms           Auto program time $t_{ASP}$ 3.0         20.0         ms           Program(1), (3) $t_{ASP}$ 3.5         30.0         ms           Program(4), Data recovery write $t_{MSDR}$ 2          - $\mu_S$ WE to SC delay time $t_{WSDR}$ 2          - $\mu_S$ CE pulse high time $t_{CPH}$ 200          ns         SC pulse low time $t_{SPL}$ 20          ns           SC pulse low time $t_{SPL}$ 20          ns         SC pulse low time $t_{SDH}$ 30          ns           SC pulse low time	Data hold time	t <sub>DH</sub>	10		_	ns		
$\begin{array}{c c c c c c c c c } \hline polling & \hline \\ \hline \hline OE setup time before read & t_{_{OER}} & 250 & - & - & ns \\ \hline \hline Time to device busy & t_{_{DB}} & - & - & 150 & ns \\ \hline Time to device busy on read & t_{_{DBR}} & - & - & 1 & \mus \\ \hline mode & & & & & & & & & & & & & & & & & & &$		t <sub>oews</sub>	0	—	—	ns		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	-	t <sub>oeps</sub>	40	—	_	ns		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	OE setup time before read	t <sub>oer</sub>	250	_	_	ns		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Time to device busy			—	150	ns		
Auto program time Program(1), (3) $t_{ASP}$ -       3.0       20.0       ms         Program(2) $t_{ASP}$ -       2.5       20.0       ms         Program(2) $t_{ASP}$ -       3.5       30.0       ms         Program(4), Data recovery write $t_{ASP}$ -       3.5       30.0       ms         WE to SC delay time $t_{WSD}$ 50       -       - $\mu$ s         WE to SC delay time on recovery read mode $t_{WSDR}$ 2       -       - $\mu$ s         CE pulse high time $t_{CPH}$ 200       -       -       ns         SC pulse width $t_{SP}$ 20       -       -       ns         SC pulse low time $t_{SPL}$ 20       -       ns         Data setup time for SC $t_{SDS}$ 0       -       ns         Data hold time for SC $t_{SDH}$ 30       -       ns $\overline{CDE} = V_{IL}$ SC setup for $\overline{VE}$ $t_{SCS}$ 0       -       ns $\overline{CDE} = V_{IL}$		$t_{\text{DBR}}$	—	—	1	μs		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Auto erase time	t <sub>ASE</sub>		1.5	10.0	ms		
Program(4), Data recovery write $t_{ASP}$ - $3.5$ $30.0$ msWE to SC delay time $t_{WSD}$ $50$ $\mu$ sWE to SC delay time on recovery read mode $t_{WSDR}$ $2$ $\mu$ sCE pulse high time $t_{CPH}$ $200$ nsSC pulse width $t_{SP}$ $20$ nsSC pulse low time $t_{SPL}$ $20$ nsData setup time for SC $t_{SDS}$ $0$ nsData hold time for SC $t_{SDH}$ $30$ nsSC setup for WE $t_{SW}$ $50$ nsSC setup for $\overline{CE}$ $t_{SCS}$ $0$ ns		t <sub>ASP</sub>		3.0	20.0	ms		
Data recovery write $\overline{WE}$ to SC delay time $t_{WSD}$ $50$ $  \mu$ s $\overline{WE}$ to SC delay time on recovery read mode $t_{WSDR}$ $2$ $  \mu$ s $\overline{CE}$ pulse high time $t_{CPH}$ $200$ $ -$ ns $\overline{CE}$ pulse high time $t_{CPH}$ $200$ $ -$ nsSC pulse width $t_{SP}$ $20$ $ -$ nsSC pulse low time $t_{SPL}$ $20$ $ -$ nsData setup time for SC $t_{SDS}$ $0$ $ -$ nsData hold time for SC $t_{SDH}$ $30$ $ -$ nsSC setup for $\overline{WE}$ $t_{SW}$ $50$ $ -$ nsSC setup for $\overline{CE}$ $t_{SCS}$ $0$ $ -$ ns	Program(2)	t <sub>ASP</sub>	_	2.5	20.0	ms		
WE to SC delay time on recovery read mode $t_{WSDR}$ 2 $\mu$ s $\overline{CE}$ pulse high time $t_{CPH}$ 200nsSC pulse width $t_{SP}$ 20nsSC pulse low time $t_{SPL}$ 20nsData setup time for SC $t_{SDS}$ 0nsData hold time for SC $t_{SDH}$ 30nsSC setup for $\overline{WE}$ $t_{SW}$ 50nsSC setup for $\overline{CE}$ $t_{SCS}$ 0ns		t <sub>ASP</sub>		3.5	30.0	ms		
recovery read mode $\overline{CE}$ pulse high time $t_{CPH}$ $200$ $ ns$ SC pulse width $t_{SP}$ $20$ $ ns$ SC pulse low time $t_{SPL}$ $20$ $ ns$ Data setup time for SC $t_{SDS}$ $0$ $ ns$ Data hold time for SC $t_{SDH}$ $30$ $ ns$ SC setup for $\overline{WE}$ $t_{SW}$ $50$ $ ns$ SC setup for $\overline{CE}$ $t_{SCS}$ $0$ $ ns$	WE to SC delay time	t <sub>wsp</sub>	50		_	μs		
SC pulse width $t_{SP}$ 20nsSC pulse low time $t_{SPL}$ 20nsData setup time for SC $t_{SDS}$ 0nsData hold time for SC $t_{SDH}$ 30nsCDE = V <sub>IL</sub> SC setup for WE $t_{SW}$ 50nsSC setup for CE $t_{SCS}$ 0ns		$\mathbf{t}_{\text{WSDR}}$	2	—	_	μs		
SC pulse low time $t_{SPL}$ 20nsData setup time for SC $t_{SDS}$ 0nsData hold time for SC $t_{SDH}$ 30nsSC setup for WE $t_{SW}$ 50nsSC setup for $\overline{CE}$ $t_{SCS}$ 0ns	CE pulse high time	t <sub>CPH</sub>	200	_	_	ns		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	SC pulse width	t <sub>sP</sub>	20		_	ns		
Data hold time for SC $t_{SDH}$ 30ns $\overline{CDE} = V_{IL}$ SC setup for $\overline{WE}$ $t_{SW}$ 50nsSC setup for $\overline{CE}$ $t_{SCS}$ 0ns	SC pulse low time		20	_	_	ns		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Data setup time for SC	t <sub>sps</sub>	0	_	_	ns		
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Data hold time for SC	t <sub>sDH</sub>	30		_	ns	$\overline{CDE} = V_{IL}$	
	SC setup for WE		50	_	_	ns		
	SC setup for CE	t <sub>scs</sub>	0	_	_	ns		
	SC hold time for $\overline{\text{WE}}$		20		_	ns		

Parameter	Symbol	Min	Тур	Мах	Unit	Test conditions	Note
CE to output delay	t <sub>ce</sub>			120	ns		
OE to output delay	t <sub>oe</sub>	_	_	60	ns		
OE high to output float	t <sub>DF</sub>	_	_	40	ns		1
$\overline{\text{RES}}$ to $\overline{\text{WE}}$ setup time	t <sub>RP</sub>	1	_	_	ms		
$\overline{\text{CDE}}$ setup time for $\overline{\text{WE}}$	t <sub>cds</sub>	0	_	_	ns		
$\overline{\text{CDE}}$ hold time for $\overline{\text{WE}}$	t <sub>cdh</sub>	20	_	_	ns		
CDE setup time for SC	t <sub>CDSS</sub>	1.5	_	_	μs		
CDE hold time for SC	t <sub>CDSH</sub>	30		_	ns		
Next cycle ready time	t <sub>RDY</sub>	0	_	_	ns		
$\overline{\text{CDE}}$ to $\overline{\text{OE}}$ hold time	t <sub>cDOH</sub>	50		_	ns		
CDE to output delay	t <sub>CDAC</sub>		_	50	ns		
CDE to output invalid	$t_{\text{CDF}}$	_	_	100	ns		
$\overline{\text{CE}}$ setup time for $\overline{\text{OE}}$	t <sub>cos</sub>	0	—	_	ns		
$\overline{\text{CE}}$ hold time for $\overline{\text{OE}}$	t <sub>COH</sub>	0	—	_	ns		
$\overline{\text{CDE}}$ to $\overline{\text{OE}}$ setup time	t <sub>cDOS</sub>	20	_	_	ns		
OE setup time for SC	t <sub>oes</sub>	0		_	ns		
OE low to output low-Z	t <sub>oel</sub>	0	_	40	ns		
SC to output delay	t <sub>sac</sub>		—	50	ns		
SC to output hold	t <sub>sH</sub>	15	—	—	ns		
RDY/Busy setup for SC	t <sub>RS</sub>	200		—	ns		
$\overline{\text{CE}}$ hold time for $\overline{\text{WE}}$	t <sub>cwH</sub>	1.0	_	—	μs		
CE hold time for WE on recovery read mode	$t_{\rm CWHR}$	2	—	—	μs		
$\overline{\text{WE}}$ hold time for $\overline{\text{WE}}$	t <sub>wwH</sub>	1	_	_	μs		
Busy time on read mode	t <sub>RBSY</sub>		45	_	μs		


Note: 1.  $t_{DF}$  is a time after which the I/O pins become open.

### **Timing Waveforms**


### Power on and off Sequence




### Serial Read (1) (2) Timing Waveform












### Serial Read (1) with CA after SC Timing Waveform

### Erase and Status Data Polling Timing Waveform (Sector Erase)







### **Program (1) and Status Data Polling Timing Waveform**




Program (1) with CA before SC and Status Data Polling Timing Waveform

Program (1) with CA after SC and Status Data Polling Timing Waveform






### Program (2) and Status Data Polling Timing Waveform




### Program (3) and Status Data Polling Timing Waveform




Program (4) and Status Data Polling Timing Waveform


30




Program (4) with CA before SC and Status Data Polling Timing Waveform

Program (4) with CA after SC and Status Data Polling Timing Waveform







### ID and Status Register Read Timing Waveform



### **Data Recovery Read Timing Waveform**



### **Data Recovery Write Timing Waveform**



### **Clear Status Register Timing Waveform**

### **Function Description**

**Status Register:** The HN29W25611T outputs the operation status data as follows: I/O7 pin outputs a  $V_{OL}$  to indicate that the memory is in either erase or program operation. The level of I/O7 pin turns to a  $V_{OH}$  when the operation finishes. I/O5 and I/O4 pins output  $V_{OL}$ s to indicate that the erase and program operations complete in a finite time, respectively. If these pins output  $V_{OH}$ s, it indicates that these operations have timed out. When these pins monitor, I/O7 pin must turn to a  $V_{OH}$ . To execute other erase and program operation, the status data must be cleared after a time out occurs. From I/O0 to I/O3 pins are reserved for future use. The pins output  $V_{OL}$ s and should be masked out during the status data read mode. The function of the status register is summarized in the following table.

I/O	Flag definition	Definition
I/07	Ready/Busy	$V_{OH}$ = Ready, $V_{OL}$ = Busy
I/O6	Reserved	Outputs a $V_{\mbox{\tiny OL}}$ and should be masked out during the status data poling mode.
I/O5	Erase check	$V_{OH}$ = Fail, $V_{OL}$ = Pass
I/O4	Program check	$V_{OH}$ = Fail, $V_{OL}$ = Pass
I/O3	Reserved	Outputs a $V_{\mbox{\tiny OL}}$ and should be masked out during the status data poling mode.
I/O2	Reserved	_
I/O1	Reserved	_
I/O0	Reserved	

### **Requirement for System**

### **Specifications**

ltem	Min	Тур	Max	Unit
Usable sectors (initially)	16,057	—	16,384	sector
Spare sectors	290	—	—	sector
ECC (Error Correction Code)	3	—	—	bit/sector
Program/Erase endurance	—	_	$3  imes 10^{5}$	cycle

### **Unusable Sector**


Initially, the HN29W25611T includes unusable sectors. The unusable sectors must be distinguished from the usable sectors by the system as follows.

1. Check the partial invalid sectors in the devices on the system. The usable sectors were programmed the following data. Refer to the flowchart "Indication of unusable sectors".

### **Initial Data of Usable Sectors**

Column address	0H to 81FH	820H	821H	822H	823H	824H	825H	826H to 83FH
Data	FFH	1CH	71H	C7H	1CH	71H	C7H	FFH

2. Do not erase and program to the partial invalid sectors by the system.




**Indication of Unusable Sectors** 

### **Requirements for High System Reliability**


The device may fail during a program, erase or read operation due to write or erase cycles. The following architecture will enable high system reliability if a failure occurs.

- 1. For an error in read operation: An error correction more than 3-bit error correction per each sector read is required for data reliability.
- 2. For errors in program or erase operations: The device may fail during a program or erase operation due to write or erase cycles. The status register indicates if the erase and program operation complete in a finite time. When an error happens in the sector, try to reprogram the data into another sector. Avoid further system access to the sector that error happens. Typically, recommended number of a spare sectors are 1.8% of initial usable 16,057 sectors by each device. If the number of failed sectors exceeds the number of the spare sectors, usable data area in the device decreases. For the reprogramming, do not use the data from the failed sectors, because the data from the failed sectors are not fixed. So the reprogram data must be the data reloaded from outer buffer, or use the Data recovery read mode or the Data recovery write mode (see the "Mode Description" and under figure "Spare Sectors in Program Error"). To avoid consecutive sector failures, choose addresses of spare sectors as far as possible from the failed sectors.



**Spare Sectors in Program Error** 

### **Memory Structure**



Bit: Minimum unit of data.


Byte: Input/output data unit in programming and reading. (1 byte = 8 bits)

Sector: Page unit in erase, programming and reading. (1 sector = 2,112 bytes = 16,896 bits)

Device: 1 device = 16,384 sectors.

# **Package Dimensions**

### HN29W25611T Series (TFP-48D)



### Cautions

- Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# HITACHI

### Hitachi, Ltd.

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109 URL NorthAmerica : http:semiconductor.hitachi.com/

RL	NorthAmerica					
	Europe	:				
	Asia (Singapore)	:				
	Asia (Taiwa'n) ´	:				
	Asia (HongKóng)	:				
	Janan					

http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD\_Frame.htm http://www.hitachi.com.hk/eng/bo/grp3/index.htm http://www.hitachi.co.jp/Sicd/index.htm

http://www.hitachi-eu.com/hel/ecg

#### For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Domacher Straße 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322 Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180 Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.