256 k High Speed SRAM (32-kword  $\times$  8-bit)

# HITACHI

#### Features


- High speed: Fast access time 15/20 ns (max)
- Low Power Standby: 15 μW (typ) (L-version) Operation: 675/600 mW (typ)
- Single 5 V supply
- Completely static memory No clock or timing strobe required
- Equal access and cycle times
- Common data input and output: Three state output
- Directly TTL compatible: All inputs and outputs

# **Ordering Information**

Туре No.	Access Time	Package
HM62832UHP-15	15 ns	300-mil 28-pin plastic DIP (DP-28NA)
HM62832UHP-20	20 ns	
HM62832UHLP-15	15 ns	
HM62832UHLP-20	20 ns	
HM62832UHJP-15	15 ns	300-mil 28-pin plastic SOJ (CP-28DN)
HM62832UHJP-20	20 n	
HM62832UHLJP-15	15 ns	_
HM62832UHLJP-20	20 ns	




# **Pin Arrangement**



# **Pin Description**

Pin name	Function
A0 – A14	Address
I/O0 – I/O7	Input/output
CS	Chip select
WE	Write enable
ŌĒ	Output enable
V <sub>cc</sub>	Power supply
V <sub>ss</sub>	Ground

# **Block Diagram**



### **Function Table**

CS	OE	WE	Mode	V <sub>cc</sub> Current	I/O Pin	Ref. Cycle
Н	Х	Х	Standby	$I_{SB}, I_{SB1}$	High-Z	
L	L	Н	Read	I <sub>cc</sub>	Dout	Read cycle 1, 2, 3
L	Н	L	Write	I <sub>cc</sub>	Din	Write cycle 1
L	L	L	Write	I <sub>cc</sub>	Din	Write cycle 2
	X/ 11 1					

Note: X:H or L

# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Supply voltage <sup>*1</sup>	V <sub>cc</sub>	-0.5 <sup>*2</sup> to +7.0	V
Voltage on any pin relative to $V_{ss}^{*1}$	V <sub>T</sub>	$-0.5^{2}$ to V <sub>cc</sub> + 0.5	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Notes: 1. With respect to  $V_{ss}$ 

2.  $V_{cc}$  and  $V_{\scriptscriptstyle T}$  min = –2.5 V for pulse width  $\leq 10$  ns

# **Recommended DC Operating Conditions** (Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	V <sub>cc</sub>	4.5	5.0	5.5	V	_
	V <sub>ss</sub>	0	0	0	V	
Input high (logic 1) voltage	V <sub>IH</sub>	2.2	—	V <sub>cc</sub> + 0.5	V	
Input low (logic 0) voltage	V <sub>IL</sub>	-0.5 <sup>*1</sup>	_	0.8	V	

Note: 1.  $V_{IL}$  min = -2.0 V for pulse width  $\leq$  10 ns

Parameter	Symbol	Min	Typ <sup>*1</sup>	Max	Unit	Test Conditions
Input leakage current	I <sub>u</sub>	_	_	2.0	μΑ	$V_{cc} = 5.5 V$ Vin = V <sub>ss</sub> to V <sub>cc</sub>
Output leakage current	I <sub>LO</sub>	—	—	2.0	μΑ	$\overline{CS} = V_{IH}$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$
Operating V <sub>cc</sub> current	I <sub>CC1</sub> (-15) <sup>*3</sup>	_	135	170	mA	min cycle <sup>*2</sup>
	I <sub>cc2</sub> (-15)	_	100	120	mA	2x min cycle
	I <sub>cc1</sub> (-20)	—	120	150	mA	min cycle
	I <sub>cc2</sub> (-20)	—	90	110	mA	2x min cycle
Standby $V_{cc}$ current	I <sub>sв</sub> (-15)	—	40	60	mA	$\overline{\text{CS}} = \text{V}_{\text{IH}}$ , min cycle
	I <sub>SB</sub> (-20)	—	30	50		
Standby $V_{cc}$ current (1)	I <sub>SB1</sub> (L-version)	—	0.02	2.0	mA	$\label{eq:constraint} \begin{split} \overline{CS} &\geq V_{cc} - 0.2 \ V \\ 0 \ V &\leq V in \leq 0.2 \ V \ or \\ V_{cc} - 0.2 \ V &\leq V in \end{split}$
		_	0.003	0.1		
Output low voltage	V <sub>OL</sub>	_		0.4	V	I <sub>oL</sub> = 8 mA
Output high voltage	V <sub>OH</sub>	2.4		—	V	I <sub>OH</sub> = -4.0 mA

# **DC Characteristics** (Ta = 0 to +70°C, $V_{CC} = 5 V \pm 10\%$ , $V_{SS} = 0 V$ )

Notes: 1. Typical values are at  $V_{cc}$  = 5.0 V, Ta = 25°C and not guaranteed.

2.  $\overline{CS} = V_{IL}$ , lout = 0 mA

3. Access time version

# **Capacitance** $(Ta = 25^{\circ}C, f = 1.0 \text{ MHz})^{*1}$


Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	Cin	_	_	6	pF	Vin = 0 V
Output capacitance	Cout	_	_	10	pF	$V_{I/O} = 0 V$

Note: 1. This parameter is sampled and not 100% tested.

# AC Characteristics (Ta = 0 to +70°C, $V_{cc}$ = 5 V ± 10%, unless otherwise noted.)

#### **Test Conditions**

- Input pulse levels:  $V_{SS}$  to 3.0 V
- Input rise and fall time: 4 ns
- Input and Output timing reference levels: 1.5 V
- Output load: See figures




#### **Read Cycle**


		HM62832UH-15		HM62832UH-20			
Parameter	Symbol	Min	Max	Min	Max	Unit	
Read cycle time	t <sub>RC</sub>	15	_	20	_	ns	
Address access time	t <sub>AA</sub>	_	15	—	20	ns	
Chip select access time	t <sub>ACS</sub>	—	15	—	20	ns	
Chip selection to output in low-Z	t <sub>CLZ</sub> *1	3	—	3	—	ns	
Output enable to output valid	t <sub>oe</sub>		8	_	10	ns	
Output enable to output in low-Z	t <sub>oLZ</sub> *1	0	—	0	—	ns	
Chip deselection to output in high-Z	t <sub>CHZ</sub> *1	0	7	0	10	ns	
Chip disable to output in high-Z	t <sub>OHZ</sub> *1	0	7	0	10	ns	
Output hold from address change	t <sub>oH</sub>	3		3		ns	

Note: 1. Transition is measured ±200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.


# **Read Timing Waveform** $(1)^{*1} (\overline{WE} = V_{IH})$



Read Timing Waveform (2)  $^{*1}(\overline{WE} = V_{II}, \overline{CS} = V_{IL}, \overline{OE} = V_{IL})$ 



# Read Timing Waveform (3) $^{*1,*2}$ ( $\overline{WE} = V_{IH}$ , $\overline{OE} = V_{IL}$ )




		HM62832UH-15		HM62832UH-20			
Parameter	Symbol	Min	Max	Min	Max	Unit	
Write cycle time	t <sub>wc</sub>	15		20		ns	
Chip selection to end of write	t <sub>cw</sub>	10		12		ns	
Address valid to end of write	t <sub>AW</sub>	13		15		ns	
Address setup time	t <sub>AS</sub>	0		0		ns	
Write pulse width <sup>*2</sup>	t <sub>wP</sub>	10		12	_	ns	
Write recovery time <sup>*3</sup>	t <sub>wR</sub>	0		0		ns	
Output disable to output in high-Z <sup>*1, 4</sup>	t <sub>oHz</sub>	0	7	0	10	ns	
Write to output in high-Z <sup>*1, 4</sup>	t <sub>wHZ</sub>	0	7	0	10	ns	
Data to write time overlap	t <sub>DW</sub>	8		10		ns	
Data hold from write time <sup>*6</sup>	t <sub>DH</sub>	0		0	_	ns	
Output active from end of write <sup>*1, 6</sup>	t <sub>ow</sub>	3		3	_	ns	
Output hold from address change <sup>*5</sup>	t <sub>oH</sub>	3		3	_	ns	


#### Write Cycle

Notes: 1. Transition is measured ±200 mV from high impedance voltage with Load (B). This parameter is sampled and not 100% tested.

- 2. A write occurs during the overlap  $(t_{WP})$  to a low  $\overline{CS}$  and a low  $\overline{WE}$ .
- 3.  $t_{WR}$  is measured from the earlied or  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
- 5. Dout is the same phase of write data of this write cycle.
- 6. If  $\overline{CS}$  is low during this priod, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.

### Write Timing Waveform (1)





## Write Timing Waveform (2) $(\overline{OE} \text{ low Fixed})^{*4}$


# Low $V_{cc}$ Data Retention Characteristics (Ta = 0 to +70°C)

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
$V_{cc}$ for data retention	V <sub>DR</sub>	2	_	_	V	$\label{eq:constraint} \begin{split} \overline{\text{CS}} &\geq \text{V}_{\text{cc}} - 0.2 \text{V},\\ \text{Vin} &\geq \text{V}_{\text{cc}} - 0.2 \text{ V or}\\ 0 \text{ V} < \text{Vin} \leq 0.2 \text{ V} \end{split}$
Data retention current	I <sub>CCDR</sub>	—	2	50 <sup>*1</sup>	μA	_
Chip deselect to data retention time	$t_{\text{CDR}}$	0	—	—	ns	
Operation recovery time	t <sub>R</sub>	5	_	—	ms	_

Note: 1. V<sub>cc</sub> = 3.0 V


# Low $\mathbf{V}_{\mathbf{C}\mathbf{C}}$ Data Retention Timing Waveform



## **Package Dimensions**


#### HM62832UHP/UHLP Series (DP-28NA)

Unit: mm



HM62832UHJP/UHLJP Series (CP-28DN)

Unit: mm



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

# HITACHI

#### Hitachi, Ltd.

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

#### For further information write to:

Hitachi America, Ltd. Semiconductor & IC Div. 2000 Sierra Point Parkway Brisbane, CA. 94005-1835 U S A Tel: 415-589-8300 Fax: 415-583-4207 Hitachi Europe GmbH Electronic Components Group Continental Europe Dornacher Straße 3 D-85622 Feldkirchen München Tel: 089-9 91 80-0 Fax: 089-9 29 30 00 Hitachi Europe Ltd. Electronic Components Div. Northern Europe Headquarters Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA United Kingdom Tel: 0628-585000 Fax: 0628-778322 Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 0104 Tel: 535-2100 Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong Tel: 27359218 Fax: 27306071