# 8-bit 40MSPS High Speed D/A Converter

#### Description

The CXD1171M is a 8-bit 40 MHz high speed D/A converter. The adoption of a current output system reduces power consumption to 80 mW (200  $\Omega$  load at 2 Vp-p output).

This IC is suitable for digital TV and graphic display applications.

#### **Features**


- Resolution 8-bit
- Max. conversion speed 40MSPS
- Non linearity error within ±0.25 LSB
- · Low glitch noise
- TTL CMOS compatible input
- +5 V single power supply
- Low power consumption 80 mW (200 Ω load at 2 Vp-p output)

#### **Function**

8-bit 40 MHz D/A converter

#### Structure

Silicon gate CMOS IC



#### **Absolute Maximum Ratings** (Ta=25 °C)

- Supply voltage AVDD, DVDD 7 V
- Input voltage (All pins)

VIN VDD +0.5 to Vss -0.5 V

- Output current lout 15 mA
- Storage temperature

## **Recommended Operating Conditions**

- Supply voltage AVDD, AVSS 4.75 to 5.25 V
  - DV<sub>DD</sub>, DVss 4.75 to 5.25
- · Reference input voltage

Vref 2.0 V

Clock pulse width


Tpw<sub>1</sub>,Tpw<sub>0</sub> 11.2 ns (min) to 1.1 μs (max)

· Operating temperature

Topr -40 to +85 ℃

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

# **Block Diagram and Pin Configuration**



# Pin Description and I/O Pins Equivalent Circuit

No.	Symbol	I/O	Equivalent circuit	Description
1 to 8	D0 to D7	I	DVDD  to  DVss	Digital input. D0 (LSB) to D7 (MSB) D0 and D1 have a pull-down resistor.
9	BLK	I	9 DVDD DVSS	Blanking input. This is synchronized with the clock signal. No signal at "H" (Output 0 V). Output condition at "L".
11	VB	0	DVDD DVDD DVDD DVDD DVDD DVDD DVDD DVD	Connect a capacitor of about 0.1 μF.
12	CLK	I	DVDD W DVss	Clock input.
10, 13	DVss	_		Digital ground.
14	AVss	_		Analog ground.

No.	Symbol	I/O	Equivalent circuit	Description		
15	IREF	0	AVDD AVDD	Connect a resistor "RIR" 16 times against the output resistance value "Rout" connected to Pin 20 (IO).		
16	VREF	I	AVDD O AVDD AVDD	Set full-scale output value.		
17	VG	0	AVss o (17) W AVss	Connect a capacitor of about 0.1 μF.		
18, 19, 22	AVDD	_		Analog power supply.		
20	Ю	0	AVDD O	Current output.  Voltage output can be obtained by connecting a resistance.		
21	ĪŌ	V	AVDD O	Inverted current output.  Normally connected to analog GND.		
23, 24	DVdd	_		Digital power supply.		

# **Electrical Characteristics**


(FCLK=40 MHz, AVDD=DVDD=5 V, ROUT=200  $\Omega$ , VREF=2.0 V, Ta=25 °C)

Item Symbo		Measurement conditions		Min.	Тур.	Max.	Unit
Resolution	n				8		bit
Conversion speed	Fclk	AVDD=DVDD=4.75 to 5.25 V		0.5		40	MSPS
Conversion speed	I CLK	Ta=-40 to 85 °C					
Integral non-linearity error	EL	- Endpoint		-0.5		1.3	LSB
Differential non-linearity error	Ed			-0.25		0.25	LSB
Output full-scale voltage	VFS			1.9	2.0	2.1	V
Output full-scale current	IFS				10	15	mA
Output offset voltage	Vos	When D0 to D7=00000000 input				1	mV
Glitch energy	GE	Rouτ= <b>75</b> Ω			30		pV⋅s
Supply current	IDD	When 14.3 MHz color bar data input		13	14.5	16	mA
Analog input resistance	Rin	Vref		1			MΩ
Input capacitance	Сі					9	pF
Digital input voltage	Vін	AVDD=DVDD=4.75 to 5.25 V		2.4			V
Digital input voltage	VIL	Ta=-20 to +75 °C				0.8	\ \
		AVDD=DVDD=4.75 to 5.25 V	D0, D1	<b>-</b> 5		240	
Digital input ourrant	Iн	Ta=-20 to +75 °C	D2 to 7,				
Digital input current	lı∟		BLK,	<b>-</b> 5		5	μA
			CLK				
Setup time	ts	Rουτ=75 Ω		5			ns
Hold time	tн	Rout=75 Ω		10			ns
Propagation delay time	<b>t</b> PD				10		ns


# **Electrical Characteristics Measurement Circuit**

# Analog Input Resistance Digital Input Current


# **Measurement Circuit**




## **Maximum Conversion Speed Measurement Circuit**




## **DC Characteristics Measurement Circuit**




## **Propagation Delay Time Measurement Circuit**





# Operation


# **Timing Chart**



I/O Chart (when full-scale output voltage at 2.00 V)

Input code	Output voltage
MSB LSB 1111111	2.0 V
10000000	1.0 V
00000000	0 V

# **Application Circuit**



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

#### **Notes on Operation**

#### • How to select the output resistance

The CXD1171M is a D/A converter of the current output type. To obtain the output voltage connect the resistance to the current output pin IO. For specifications we have:

Output full scale voltage VFs = 1.9 to 2.1 [V]
Output full scale current IFs = less than 15 [mA]

Calculate the output resistance value from the relation of VFs = IFs  $\times$  Rout. Also, 16 times resistance of the output resistance is connected to reference current pin IREF. In some cases, however, this turns out to be a value that does not actually exist. In such a case a value close to it can be used as a substitute. Here please note that VFs becomes VFs = VREF  $\times$  16Rout/Rir. Rout is the resistance connected to IO while Rir is connected to IREF. Increasing the resistance value can curb power consumption. On the other hand glitch energy and data settling time will inversely increase. Set the most suitable value according to the desired application.

#### Phase relation between data and clock

To obtain the expected performance as a D/A converter, it is necessary to set properly the phase relation between data and clock applied from the exterior. Be sure to satisfy the provisions of the setup time ( $t_B$ ) and hold time ( $t_B$ ) as stipulated in the Electrical Characteristics.

#### · Power supply and ground

To reduce noise effects separate analog and digital systems in the device periphery. For the power supply pins, both digital and analog, bypass respective grounds by using a ceramic capacitor of about 0.1  $\mu$ F, as close as possible to the pin.

#### • Latch up

AVDD and DVDD have to be common at the PCB power supply source. This is to prevent latch up due to voltage difference between AVDD and DVDD pins when power supply is turned ON.

## • IO pin

The IO pin is the inverted current output pin described in the Pin Description. The sum of the currents output from the  $\overline{\text{IO}}$  pin and the  $\overline{\text{IO}}$  pin becomes the constant value for any input data.


However, the performances such as the linearity error of the IO pin output current is not guaranteed.

## **Latch Up Prevention**

The CXD1171M is a CMOS IC which requires latch up precautions. Latch up is mainly generated by the lag in the voltage rising time of AVDD (Pins 18, 19 and 22) and DVDD (Pins 23 and 24), when power supply is ON.


# 1. Correct usage

# a. When analog and digital supplies are from different sources




# b. When analog and digital supplies are from a common source


(i)



(ii)




- 2. Example when latch up easily occurs
- a. When analog and digital supplies are from different sources





# b. When analog and digital supplies are from common source


(i)




(ii)











Ambient temperature Ta [°C]
Ambient temperature vs. Output full scale voltage

# Package Outline Unit: mm

# 24PIN SOP (PLASTIC)





#### PACKAGE STRUCTURE

SONY CODE	SOP-24P-L01
EIAJ CODE	SOP024-P-0300
JEDEC CODE	

MOLDING COMPOUND	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.3g