## Features

- Radiation Hardened
- Total Dose $>10^{5}$ RAD (Si)
- Transient Upset <10 RAD (Si)/s
- Latch Up Free EPI-CMOS
- Low Power Consumption
- IDDSB $=20 \mu \mathrm{~A}$
- Pin Compatible with NMOS 8255A and the Intersil 82C55A
- High Speed, No "Wait State" Operation with 5MHz HS-80C86RH
- 24 Programmable I/O Pins
- Bus-Hold Circuitry on All I/O Ports Eliminates Pull-Up Resistors
- Direct Bit Set/Reset Capability
- Enhanced Control Word Read Capability
- Hardened Field, Self-Aligned, Junction Isolated CMOS Process
- Single 5V Supply
- 2.0mA Drive Capability on All I/O Port Outputs
- Military Temperature Range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$


## Description

The Intersil HS-82C55ARH is a high performance, radiation hardened CMOS version of the industry standard 8255A and is manufactured using a hardened field, self-aligned silicongate CMOS process. It is a general purpose programmable I/O device which may be used with many different microprocessors. There are $24 \mathrm{I} / \mathrm{O}$ pins which are organized into two 8-bit and two 4-bit ports. Each port may be programmed to function as either an input or an output. Additionally, one of the 8 -bit ports may be programmed for bi-directional operation, and the two 4-bit ports can be programmed to provide handshaking capabilities. The high performance, radiation hardness, and industry standard configuration of the HS-82C55ARH make it compatible with the HS-80C86RH radiation hardened microprocessor.
Static CMOS circuit design insures low operating power. Bus hold circuitry eliminates the need for pull-up resistors. The Intersil hardened field CMOS process results in performance equal to or greater than existing radiation resistant products at a fraction of the power.

## Ordering Information

| PART NUMBER | TEMPERATURE | PACKAGE |
| :--- | :---: | :--- |
| HS1-82C55ARH-Q | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 40 Lead SBDIP |
| HS1-82C55ARH-8 | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 40 Lead SBDIP |
| HS1-82C55ARH/Sample | $+25^{\circ} \mathrm{C}$ | 40 Lead SBDIP |

## Pinout

## 40 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T40 TOP VIEW

| PA3 1 | $\checkmark$ | 40 | PA4 |
| :---: | :---: | :---: | :---: |
| PA2 2 |  | 39 | PA5 |
| PA1 3 |  | 38 | PA6 |
| PAO 4 |  | 37 | PA7 |
| $\overline{\mathrm{RD}} 5$ |  | 36 | WR |
| cs 6 |  | 35 | Reset |
| GND 7 |  | 34 | D0 |
| A1 8 |  | 33 | D1 |
| A0 9 |  | 32 | D2 |
| PC7 10 |  | 31 | D3 |
| PC6 11 |  | 30 | D4 |
| PC5 12 |  | 29 | D5 |
| PC4 ${ }^{13}$ |  | 28 | D6 |
| PC0 14 |  | 27 | D7 |
| PC1 15 |  | 26 | VDD |
| PC2 16 |  | 25 | PB7 |
| PC3 17 |  | 24 | PB6 |
| PB0 18 |  | 23 | PB5 |
| PB1 19 |  | 22 | PB4 |
| PB2 20 |  | 21 | PB3 |

## Pin Description

| PIN | DESCRIPTION |
| :--- | :--- |
| D7 - D0 | Data Bus (Bi-Directional |
| RESET | Reset Input |
| $\overline{\mathrm{CS}}$ | Chip Select |
| $\overline{\text { RD }}$ | Read Input |
| $\overline{\text { WR }}$ | Write Input |
| A0 - A1 | Port Address |
| PA7 - PA0 | Port A (Bit) |
| PB\& - PB0 | Port B (Bit) |
| PC7 - PC0 | Port C (Bit) |
| VDD | +5 volts |
| GND | 0 volts |

## Pin Description

| SYMBOL | PIN NUMBERS | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| PA0-7 | 1-4, 37-40 | I/O | Port A: General purpose I/O Port. Data direction and mode is determined by the contents of the Control Word. |
| PB0-7 | 18-25 | 1/0 | Port B: General purpose I/O port. See Port A. |
| PC0-3 | 14-17 | 1/O | Port C (Lower): Combination I/O port and control port associated with Port B. See Port A. |
| PC4-7 | 10-13 | I/O | Port C (Upper): Combination I/O Port and control port associated with Port A. See Port A. |
| D0-7 | 27-34 | 1/0 | Bidirectional Data Bus: Three-State data bus enabled as an input when $\overline{\mathrm{CS}}$ and $\overline{\mathrm{WR}}$ are low and as an output when $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ are low. |
| VDD | 26 | I | VDD: The +5 V power supply pin. $\mathrm{A} 0.1 \mu \mathrm{~F}$ capacitor between pins 26 and 7 is recommended for decoupling. |
| GND | 7 | I | Ground. |
| CS | 6 | I | Chip Select: A "low" on this input pin enables the communication between the HS-82C55ARH and the CPU. |
| RD | 5 | 1 | Read: A "low" on this input pin enables the HS-82C55ARH to send the data or status information to the CPU on the data bus. In essence, it allows the CPU to "read from" the HS-82C55ARH. |
| WR | 36 | 1 | Write: A "low" on this input pin enables the CPU to write data or control words into the HS-82C55ARH. |
| A0 and A1 | 8, 9 | I | Port Select 0 and Port Select 1: These input signals, in conjunction with the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ inputs, control the selection of one of the three ports or the control word registers. They are normally connected to the Least Significant Bits of the address bus (A0 and A1). |
| Reset | 35 | I | Reset: A "high" on this input clears the control register and all ports (A, B, C) are set to the input mode. "Bus hold" devices internal to the HS-82C55ARH will hold the I/O port inputs to a logic " 1 " state with a maximum hold current of $400 \mu \mathrm{~A}$. |

## Functional Diagram



## Absolute Maximum Ratings

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7.0 V
Input, Output or I/O Voltage . . . . . . . . . . . . . . VSS-0.3V to VDD+0.3V
Storage Temperature Range . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $+175^{\circ} \mathrm{C}$
Lead Temperature (Soldering 10s) . . . . . . . . . . . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
ESD Classification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Class 1

## Reliability Information

| hermal Resistance SBDIP Package. | $\begin{gathered} \theta_{\mathrm{JA}} \\ 40^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ | $6^{\circ} \mathrm{C} /$ |
| :---: | :---: | :---: |
| Maximum Package Power Dissipation at $+125^{\circ} \mathrm{C}$ Ambient |  |  |
| If device power exceeds package dissipation capability, provide heat sinking or derate linearly at the following rate: |  |  |
| SBDIP Pac |  | 0mW/C |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## Operating Conditions

| Operating Voltage Range . | +4.5 V to +5.5 V | Input Low Voltage | 0 V to +0.8 V |
| :---: | :---: | :---: | :---: |
| Operating Temperature Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Input High Voltage | VDD -1.5V to VDD |

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

| PARAMETER | SYMBOL | CONDITIONS | GROUP A SUBGROUP | TEMPERATURE | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | MAX |  |
| TTL Output High Voltage | VOH1 | $\begin{aligned} & \mathrm{VDD}=4.5 \mathrm{~V}, \mathrm{IO}=-2.5 \mathrm{~mA}, \\ & \mathrm{VIN}=0 \mathrm{~V}, 4.5 \mathrm{~V} \end{aligned}$ | 1, 2, 3 | $\begin{gathered} -55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}, \\ +125^{\circ} \mathrm{C} \end{gathered}$ | 3.0 | - | V |
| CMOS Output High Voltage | VOH2 | $\begin{aligned} & \mathrm{VDD}=4.5 \mathrm{~V}, \mathrm{IO}=-100 \mu \mathrm{~A}, \\ & \mathrm{VIN}=0 \mathrm{~V}, 4.5 \mathrm{~V} \end{aligned}$ | 1, 2, 3 | $\begin{gathered} -55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}, \\ +125^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \hline \text { VDD- } \\ 0.4 \end{gathered}$ | - | V |
| Output Low Voltage | VOL | $\begin{aligned} & \mathrm{VDD}=4.5 \mathrm{~V}, \mathrm{IO}=2.5 \mathrm{~mA}, \\ & \mathrm{VIN}=0 \mathrm{~V}, 4.5 \mathrm{~V} \end{aligned}$ | 1, 2, 3 | $\begin{gathered} -55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}, \\ +125^{\circ} \mathrm{C} \end{gathered}$ | - | 0.4 | V |
| Input Leakage Current | IIL or IIH | $\mathrm{VDD}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}, 5.5 \mathrm{~V}$ | 1, 2, 3 | $\begin{gathered} -55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}, \\ +125^{\circ} \mathrm{C} \end{gathered}$ | -1.0 | 1.0 | $\mu \mathrm{A}$ |
| Output Leakage Current | $\begin{aligned} & \text { IOZL or } \\ & \text { IOZH } \end{aligned}$ | $\mathrm{VDD}=5.5 \mathrm{~V}, \mathrm{VIN}=0 \mathrm{~V}, 5.5 \mathrm{~V}$ | 1, 2, 3 | $\begin{gathered} -55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}, \\ +125^{\circ} \mathrm{C} \end{gathered}$ | -10 | 10 | $\mu \mathrm{A}$ |
| Input Current Bus Hold High | IBHH | $\begin{aligned} & \text { VDD }=4.5 \mathrm{~V} \text { or } 5.5 \mathrm{~V}, \\ & \text { VIN }=3.0 \mathrm{~V}(\text { See Note 1) } \\ & \text { Ports A, B, C } \end{aligned}$ | 1, 2, 3 | $\begin{gathered} -55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}, \\ +125^{\circ} \mathrm{C} \end{gathered}$ | -800 | -60 | $\mu \mathrm{A}$ |
| Input Current Bus Hold Low | IBHL | $\begin{aligned} & \text { VDD }=4.5 \mathrm{~V} \text { or } 5.5 \mathrm{~V}, \\ & \text { VIN }=1.0 \mathrm{~V} \text { (See Note 2) } \\ & \text { Port A } \end{aligned}$ | 1, 2, 3 | $\begin{gathered} -55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}, \\ +125^{\circ} \mathrm{C} \end{gathered}$ | 60 | 800 | $\mu \mathrm{A}$ |
| Standby Power Supply Current | IDDSB | $\begin{aligned} & \mathrm{VDD}=5.5 \mathrm{~V}, \mathrm{IO}=0 \mathrm{~mA}, \\ & \mathrm{VIN}=\mathrm{GND} \text { or } \mathrm{VDD} \end{aligned}$ | 1, 2, 3 | $\begin{gathered} -55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}, \\ +125^{\circ} \mathrm{C} \end{gathered}$ | - | 20 | $\mu \mathrm{A}$ |
| Darlington Drive Voltage | VDAR | $\begin{aligned} & \mathrm{VDD}=4.5 \mathrm{~V}, \mathrm{IO}=-2.0 \mathrm{~mA}, \\ & \mathrm{VIN}=\mathrm{GND} \text { or VDD } \end{aligned}$ | 1, 2, 3 | $\begin{gathered} -55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}, \\ +125^{\circ} \mathrm{C} \end{gathered}$ | 3.9 | - | V |
| Functional Tests | FT | $\begin{aligned} & \mathrm{VDD}=4.5 \mathrm{~V} \text { and } 5.5 \mathrm{~V}, \\ & \mathrm{VIN}=\mathrm{GND} \text { or } \mathrm{VDD}, \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | 7, 8A, 8B | $\begin{gathered} -55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}, \\ +125^{\circ} \mathrm{C} \end{gathered}$ | - | - | - |
| Noise Immunity Functional Test (Note 4) | FN | $\begin{aligned} & \mathrm{VDD}=5.5 \mathrm{~V}, \mathrm{VIN}=\mathrm{GND} \text { or } \\ & \mathrm{VDD}-1.5 \mathrm{~V} \text { and } \\ & \mathrm{VDD}=4.5 \mathrm{~V}, \mathrm{VIN}=0.8 \mathrm{~V} \text { or } \\ & \text { VDD } \end{aligned}$ | 7, 8A, 8B | $\begin{gathered} -55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}, \\ +125^{\circ} \mathrm{C} \end{gathered}$ | - | - | - |

NOTES:

1. IBHH should be measured after raising VIN and then lowering to 3.0 V .
2. IBHL should be measured after lowering VIN to VSS and then raising to 0.8 V .
3. No internal current limiting exists on the Port Outputs. A resistor must be added externally to limit the current.
4. For $\mathrm{VIH}(\mathrm{VDD}=5.5 \mathrm{~V})$ and $\mathrm{VIL}(\mathrm{VDD}=4.5 \mathrm{~V})$ each of the following groups is tested separately with all other inputs using $\mathrm{VIH}=2.6 \mathrm{~V}$, VIL $=0.4 \mathrm{~V}$ : PA, PB, PC, Control Pins (Pins 5, 6, 8, 9, 35, 36).

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | CONDITIONS | SUBGROUPS | TEMPERATURE | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | MAX |  |
| READ |  |  |  |  |  |  |  |
| Address Stable Before RD | TAVRL | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 0 | - | ns |
| Address Stable After $\overline{\mathrm{RD}}$ | TRHAX | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 0 | - | ns |
| $\overline{\mathrm{RD}}$ Pulse Width | TRLRH | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 250 | - | ns |
| Data Valid From $\overline{\mathrm{RD}}$ | TRLDV | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | - | 200 | ns |
| Data Float After $\overline{\mathrm{RD}}$ | TRHDX | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 10 | - | ns |
| Time Between $\overline{\mathrm{RD}} \mathrm{s}$ and/ or $\overline{\mathrm{WR}}$ s | TRWHRWL | VDD $=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 300 | - | ns |
| WRITE |  |  |  |  |  |  |  |
| Address Stable Before $\overline{W R}$ | TAVWL | $V D D=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 0 | - | ns |
| Address Stable After $\overline{\mathrm{WR}}$ | TWHAX | $\begin{aligned} & \mathrm{VDD}=4.5,5.5 \mathrm{~V} \text {, } \\ & \text { Ports A and B } \end{aligned}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 20 | - | ns |
|  |  | $\begin{aligned} & \text { VDD }=4.5,5.5 \mathrm{~V} \text {, } \\ & \text { Port C } \end{aligned}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 100 | - | ns |
| $\overline{\text { WR Pulse Width }}$ | TWLWH | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 100 | - | ns |
| Data Valid to $\overline{\mathrm{WR}}$ High | TDVWH | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 100 | - | ns |
| Data Valid After $\overline{\mathrm{WR}}$ High | TWHDX | $\mathrm{VDD}=4.5,5.5 \mathrm{~V},$ <br> Ports A and B | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 30 | - | ns |
|  |  | $\begin{aligned} & \text { VDD }=4.5,5.5 \mathrm{~V} \text {, } \\ & \text { Port C } \end{aligned}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 100 | - |  |
| OTHER TIMINGS |  |  |  |  |  |  |  |
| $\overline{\mathrm{WR}}=1$ to Output | TWHPV | VDD $=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | - | 350 | ns |
| Peripheral Data Before $\overline{R D}$ | TPVRL | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 0 | - | ns |
| Peripheral Data After $\overline{\mathrm{RD}}$ | TRHPX | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 0 | - | ns |
| $\overline{\text { ACK }}$ Pulse Width | TKLKH | VDD $=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 200 | - | ns |
| $\overline{\text { STB Pulse Width }}$ | TSLSH | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 100 | - | ns |
| Peripheral Data Before STB High | TPVSH | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 20 | - | ns |
| Peripheral Data After STB High | TSHPX | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 50 | - | ns |
| $\overline{\mathrm{ACK}}=0$ to Output | TKLPV | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | - | 175 | ns |
| $\overline{\mathrm{ACK}}=1$ to output Float | TKHPZ | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 10 | - | ns |

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (Continued)

| PARAMETER | SYMBOL | CONDITIONS | SUBGROUPS | TEMPERATURE | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | MIN | MAX |  |
| $\overline{\mathrm{WR}}=1$ to $\overline{\mathrm{OBF}}=0$ | TWHOL | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | - | 150 | ns |
| $\overline{\mathrm{ACK}}=0$ to $\overline{\mathrm{OBF}}=1$ | TKLOH | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | - | 150 | ns |
| $\overline{\mathrm{STB}}=0$ to IBF $=1$ | TSLIH | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | - | 150 | ns |
| $\overline{\mathrm{RD}}=1$ to $\mathrm{IBF}=0$ | TRHIL | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | - | 150 | ns |
| $\overline{\mathrm{RD}}=0$ to INTR $=1$ | TRLNL | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | - | 200 | ns |
| $\overline{\mathrm{STB}}=1 \mathrm{t}$ INTR $=1$ | TSHNH | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | - | 150 | ns |
| $\overline{\mathrm{ACK}}=1$ to INTR $=1$ | TKHNH | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | - | 150 | ns |
| $\overline{\mathrm{WR}}=0$ to INTR $=0$ | TWLNL | $\mathrm{VDD}=4.5,5.5 \mathrm{~V}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | - | 200 | ns |
| RESET Pulse Width | TRSHRSL | $\begin{aligned} & \mathrm{VDD}=4.5,5.5 \mathrm{~V} \\ & \text { (Note 2) } \end{aligned}$ | 9, 10, 11 | $-55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C},+125^{\circ} \mathrm{C}$ | 500 | - | ns |

NOTES:

1. AC's tested at worst case VDD, guaranteed over full operating range.
2. Period of initial RESET pulse after power-on must be at least $50 \mu \mathrm{~s}$. Subsequenct RESET pulses may be 500 ns minimum.

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

| PARAMETER | SYMBOL | CONDITIONS | TEMPERATURE | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | MAX |  |
| Input Capacitance | CIN | VDD $=$ Open, $f=1 \mathrm{MHz}$, All measurements referenced to device ground | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | - | 10 | pF |
| I/O Capacitance | $\mathrm{Cl} / \mathrm{O}$ | VDD $=$ Open, $\mathrm{f}=1 \mathrm{MHz}$, All measurements referenced to device ground | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | - | 20 | pF |
| Data Float After $\overline{\mathrm{RD}}$ | TRHDX | $\mathrm{VDD}=4.5 \mathrm{~V}$ and 5.5 V | $-55^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$ | - | 75 | ns |
| $\overline{\mathrm{ACK}}=1$ to Output Float | TKHPZ | $\mathrm{VDD}=4.5 \mathrm{~V}$ and 5.5 V | $-55^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$ | - | 250 | ns |

NOTE: The parameters listed in Table 3 are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design release and upon design changes which would affect these characteristics

TALBE 4. POST 100K RAD ELECTRICAL PERFORMANCE CHARACTERISTICS
See $+25^{\circ} \mathrm{C}$ limits in Table 1 and Table 2 for Post RAD limits (Subgroups 1, 7, 9)

Specifications HS-82C55ARH
TABLE 5. BURN-IN DELTA PARAMETERS $\left(+25^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | DELTA LIMITS |
| :--- | :---: | :---: |
| Static Current | IDDSB | $\pm 10 \mu \mathrm{~A}$ |
| Input Leakage Current | IIL, IIH | $\pm 200 \mathrm{nA}$ |
| Output Leakage Current | IOZL, IOZH | $\pm 2 \mu \mathrm{~A}$ |
| Low Level Output Voltage | VOL | $\pm 80 \mathrm{mV}$ |
| TTL Output High Voltage | VOH1 | $\pm 600 \mathrm{mV}$ |
| CMOS Output High Voltage | VOH2 | $\pm 150 \mathrm{mV}$ |

TABLE 6. APPLICABLE SUBGROUPS

| $\begin{array}{c}\text { CONFORMANCE } \\ \text { GROUP }\end{array}$ | $\begin{array}{c}\text { MIL-STD-883 } \\ \text { METHOD }\end{array}$ | TESTED FOR -Q | $\begin{array}{c}\text { RECORDED } \\ \text { FOR -Q }\end{array}$ | TESTED FOR -8 |
| :--- | :---: | :---: | :---: | :---: | :---: | \(\left.\begin{array}{c}RECORDED <br>

FOR -8\end{array}\right]\).

NOTES:

1. Alternate Group A testing in accordance with MIL-STD- 883 method 5005 may be exercised.
2. Table 5 parameters only

## Intersil Space Level Product Flow -Q

Wafer Lot Acceptance (All Lots) Method 5007 (Includes SEM)
GAMMA Radiation Verification (Each Wafer) Method 1019, 2 Samples/Wafer, 0 Rejects
100\% Die Attach
100\% Nondestructive Bond Pull, Method 2023
Sample - Wire Bond Pull Monitor, Method 2011
Sample - Die Shear Monitor, Method 2019 or 2027
100\% Internal Visual Inspection, Method 2010, Condition A
CSI and/or GSI PreCap (Note 6)
100\% Temperature Cycle, Method 1010, Condition C, 10 Cycles
100\% Constant Acceleration, Method 2001, Condition per Method 5004
100\% PIND, Method 2020, Condition A
100\% External Visual
100\% Serialization
100\% Initial Electrical Test (T0)
$100 \%$ Static Burn-In 1, Condition A or B, 72 Hours Min, $+125^{\circ} \mathrm{C}$ Min, Method 1015
NOTES:

1. Failures from subgroup 1,7 and deltas are used for calculating PDA. The maximum allowable PDA $=5 \%$ with no more than $3 \%$ of the failures from subgroup 7.
2. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004.
3. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
4. Group $B$ and $D$ inspections are optional and will not be performed unless required by the P.O. When required, the P.O. should include separate line items for Group B Test, Group B Samples, Group D Test and Group D Samples.
5. Group D Generic Data, as defined by MIL-I-38535, is optional and will not be supplied unless required by the P.O. When required, the P.O. should include a separate line item for Group D Generic Data. Generic data is not guaranteed to be available and is therefore not available in all cases.
6. CSI and/or GSI inspections are optional and will not be performed unless required by theP.O. When required, the P.O. should include separate line items for CSI PreCap inspection, CSI final inspection, GSI PreCap inspection, and/or GSI final inspection.
7. Data Package Contents:

- Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity).
- Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage.
- GAMMA Radiation Report. Contains Cover page, disposition, Rad Dose, Lot Number, Test Package used, Specification Numbers, Test equipment, etc. Radiation Read and Record data on file at Intersil.
- X-Ray report and film. Includes penetrometer measurements.
- Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
- Lot Serial Number Sheet (Good units serial number and lot number).
- Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test.
- Group B and D attributes and/or Generic data is included when required by the P.O.
- The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.


## Intersil Space Level Product Flow -8

GAMMA Radiation Verification (Each Wafer) Method 1019, 2 Samples/Wafer, 0 Rejects
100\% Die Attach
Periodic- Wire Bond Pull Monitor, Method 2011
Periodic- Die Shear Monitor, Method 2019 or 2027
100\% Internal Visual Inspection, Method 2010, Condition B
CSI an/or GSI PreCap (Note 5)
100\% Temperature Cycle, Method 1010, Condition C, 10 Cycles
100\% Constant Acceleration, Method 2001, Condition per Method 5004
100\% External Visual
100\% Initial Electrical Test
$100 \%$ Dynamic Burn-In, Condition D, 160 Hours, $+125^{\circ} \mathrm{C}$ or
$\quad$ Equivalent, Method 1015
$100 \%$ Interim Electrical Test
$100 \%$ PDA, Method 5004 (Note 1)
$100 \%$ Final Electrical Test
$100 \%$ Fine/Gross Leak, Method 1014
$100 \%$ External Visual, Method 2009
Sample - Group A, Method 5005 (Note 2)
Sample - Group B, Method 5005 (Note 3)
Sample - Group C, Method 5005 (Notes 3 and 4)
Sample - Group D, Method 5005 (Notes 3 and 4)
$100 \%$ Data Package Generation (Note 6)
CSI and/or GSI Final (Note 5)
NOTES:

1. Failures from subgroup 1, 7 are used for calculating PDA. The maximum allowable PDA $=5 \%$.
2. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
3. Group B, C and D inspections are optional and will not be performed unless required by the P.O. When required, the P.O. should include separate line items for Group B Test, Group C Test, Group C Samples, Group D Test and Group D Samples.
4. Group C and/or Group D Generic Data, as defined by MIL-I-38535, is optional and will not be supplied unless required by the P.O. When required, the P.O. should include a separate line item for Group C Generic Data and/or Group D Generic Data. Generic data is not guaranteed to be available and is therefore not available in all cases.
5. CSI and/or GSI inspections are optional and will not be performed unless required by theP.O. When required, the P.O. should include separate line items for CSI PreCap inspection, CSI final inspection, GSI PreCap inspection, and/or GSI final inspection.
6. Data Package Contents:

- Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity).
- GAMMA Radiation Report. Contains Cover page, disposition, Rad Dose, Lot Number, Test Package used, Specification Numbers, Test equipment, etc. Radiation Read and Record data on file at Intersil.
- Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
- Group B, C and D attributes and/or Generic data is included when required by the P.O.
- The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.


## AC Test Circuit



* Includes stray and jig capacitance

TEST CONDITIONS DEFINITION TABLE

| V1 | R1 | R2 | C1 |
| :---: | :---: | :---: | :---: |
| 1.7 V | $523 \Omega$ | Open | 150 pF |

## AC Testing Input, Output Waveforms

INPUT


NOTE: AC Testing: All parameters tested as per test circuits. Input rise and fall times are driven at $1 \mathrm{~V} / \mathrm{ns}$.

## Waveforms



FIGURE 1. MODE 0 (BASIC INPUT)


FIGURE 3. MODE 1 (STROBED INPUT)


FIGURE 5. MODE 2 (BIDIRECTIONAL)
NOTE: Any sequence where $\overline{W R}$ occurs before $\overline{\mathrm{ACK}}$ and $\overline{\text { STB }}$ occurs before $\overline{\mathrm{RD}}$ is permissible.


FIGURE 2. MODE 0 (BASIC OUTPUT)


FIGURE 4. MODE 1 (STROBED OUTPUT)


FIGURE 6. WRITE TIMING


FIGURE 7. READ TIMING

## Burn-In Circuits

PROGRAMMABLE PERIPHERAL INTERFACE


STATIC CONFIGURATION
NOTES:

1. $\mathrm{VDD}=6.0 \mathrm{~V} \pm 0.5 \%$
2. IDD $<500 \mu \mathrm{~A}$
3. $\mathrm{T}_{\mathrm{A}} \mathrm{Min}=+125^{\circ} \mathrm{C}$

PROGRAMMABLE PERIPHERAL INTERFACE


DYNAMIC CONFIGURATION
NOTES:

1. $\mathrm{VDD}=6.0 \mathrm{~V} \pm 5 \%$ for Burn-In
2. $\mathrm{VDD}=5.0 \mathrm{~V} \pm 5 \%$ for Life Test
3. All resistors are $10 \mathrm{~K} \Omega \pm 5 \%$
4. $-0.3 \mathrm{~V} \leq \mathrm{VIL} \leq 0.8 \mathrm{~V}$
5. VDD $-1.0 \mathrm{~V} \leq \mathrm{VIH} \leq \mathrm{VDD}$
6. $\mathrm{IDD}<5 \mathrm{~mA}$
7. $\mathrm{FO}=10 \mathrm{KHz}, 50 \%$ Duty cycle
8. $F 1=F 0 / 2 ; F 2=F 1 / 2 ; F 3=F 2 / 2 ; F 4=F 3 / 2 \ldots F 7=F 6 / 2$
9. $T_{A} \operatorname{Min}=+125^{\circ} \mathrm{C}$

## Irradiation Circuit



NOTE:

1. $\mathrm{VDD}=5.5 \mathrm{~V}$

## Functional Description

The HS-82C55ARH is a programmable peripheral interface designed to allow microcomputer systems to control and interface with all types of peripheral devices.It has the ability to generate and respond to all asynchronous handshaking signals necessary to transfer data to and from peripheral devices, and it can also interrupt the processor when a peripheral needs servicing. These capabilities allow the HS-82C55ARH to be used in an unlimited number of applications including EXTERNAL SYSTEM CONTROL, ASYNCHRONOUS DATA TRANSFER, and SYSTEMS MONITORING.

## Data Bus Buffer

This tri-state bidirectional 8-bit buffer is used to interface the HS-82C55ARH to the system data bus (see Figure 8). Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.


FIGURE 8. BLOCK DIAGRAM DATA BUS BUFFER, READ/WRITE, GROUP A AND B CONTROL LOGIC FUNCTIONS

## Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfer of both Data and Control or Status words. It accepts inputs from the CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

## Group A and Group B Controls

The functional configuration of each port is programmed by the systems software. In essence, the CPU writes a control word to the HS-82C55ARH. The control word contains information such as "mode", "bit set", "bit reset", etc., that initializes the functional configuration of the HS-82C55ARH.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.
Control Group - Port A and Port C upper (C7-C4)
Control Group - Port B and Port C lower (C3-C0).

Ports A, B, C
The HS-82C55ARH contains three 8-bit ports (A, B and C). All can be configured to a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the HS-82C55ARH.
Port A One 8-bit data output latch/buffer and one 8-bit data input latch. Both "pull-up" and "pull-down" bus hold devices are present on Port A. See Figure 9A.
Port B One 8-bit data input/output latch/buffer and one 8bit data input buffer. See Figure 9B.
Port C One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and can be used for the control signal outputs and status signal inputs in conjunction with Ports A and B. See Figure 9B.

(A)

(B)

FIGURE 9. I/O PORT CONFIGURATION

## Operational Description

## Control Word

The data direction and mode of Ports A, B and C are determined by the contents of the Control Word. See Figure 11. The Control Word can be both written and read as shown in Table 1 and 2. During write operations, the function of the Control Word being written is determined by data bit D7. If D7 is low, the data on D0 - D3 will set or reset one of the bits of Port C. See Figure 12. During read Operations, the

Control Word will always be in the format illustrated in Figure 11 with Bit D7 high to indicate Control Word Mode Information.


FIGURE 10. BASIC MODE DEFINITIONS \& BUSINTERFACE
TABLE 1.

| A1 | $\mathbf{A 0}$ | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ | $\overline{\mathbf{C S}}$ | INPUT OPERATION <br> (READ) |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 1 | 0 | Port A - Data Bus |
| 0 | 1 | 0 | 1 | 0 | Port B - Data Bus |
| 1 | 0 | 0 | 1 | 0 | Port C - Data Bus |
| 1 | 1 | 0 | 1 | 0 | Control Word - Data Bus |

TABLE 2.

| A1 | A0 | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ | $\overline{\mathbf{C S}}$ | OUTPUT OPERATION <br> (WRITE) |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 1 | 0 | 0 | Data Bus - Port A |
| 0 | 1 | 1 | 0 | 0 | Data Bus - Port B |
| 1 | 0 | 1 | 0 | 0 | Data Bus - Port C |
| 1 | 1 | 1 | 0 | 0 | Data Bus - Control Word |

TABLE 3.

| A1 | $\mathbf{A 0}$ | $\overline{\mathbf{R D}}$ | $\overline{\mathbf{W R}}$ | $\overline{\mathbf{C S}}$ | DISABLE FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :--- |
| X | X | X | X | 1 | Data Bus - 3-State |
| X | X | 1 | 1 | 0 | Data Bus - 3-State |



FIGURE 11. MODE SET CONTROL WORD FORMAT

## Mode Selection

There are three basic modes of operation that can be selected by the system software:

> Mode 0 - Basic Input/Output
> Mode 1 - Strobed Input/Output
> Mode 2 - Bidirectional Bus

When the RESET input goes "high", all ports will be set to the input mode with all 24 port lines held at the logic "one" level by internal bus hold devices. After reset, the HS82C55ARH can remain in the input mode with no additional initialization required. This eliminates the need for pullup or pulldown resistors in all CMOS designs. During the execution of the system program, any of the other modes may be selected using a single output instruction. This allows a single HS-82C55ARH to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status register, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance: Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape recorder on an interrupt-driven basis.

The mode definitions and possible mode combinations may seem confusing at first but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the HS-82C55ARH has taken into account things such as efficient PC board layout, control signal definition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.


FIGURE 12. BIT SET/RESET CONTROL WORD FORMAT

## Single Bit/Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single OUTput instruction. See Figure 12. This feature reduces software requirements in control-based applications.

## Interrupt Control Functions

When the HS-82C55ARH is programmed to operate in Mode 1 or Mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from Port C , can be inhibited or enable by setting or resetting the associated INTE flip-flop, using the Bit Set/Reset function of Port C.
This function allows the programmer to enable or disable a CPU interrupt by a specific I/O device without affecting any other device in the interrupt structure.
INTE Flip-Flop Definition:
(BIT-SET) - INTE is SET - Interrupt enable.
(BIT-RESET) - INTE is RESET - Interrupt disable.
NOTE: All mask flip-flops are automatically reset during mode selection and device Reset.

## Operating Modes

## Mode 0 (Basic Input/Output)

This functional configuration provides simple input and output operations for each of the three ports. No handshaking it required, data is simply written to or read from a specific port.
Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports
- Any port can be input or output
- Outputs are latched
- Inputs are not latched
- 16 different Input/Output configurations possible


FIGURE 13. MODE 0 (BASIC INPUT)


FIGURE 14. MODE 0 (BASIC OUTPUT)

Mode 0 Port Definition

| A |  | B |  | GROUP A |  |  | GROUP B |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D4 | D3 | D1 | D0 | PORT A | PORT C (UPPER) | NO. | PORT B | PORT C (LOWER) |
| 0 | 0 | 0 | 0 | Output | Output | 0 | Output | Output |
| 0 | 0 | 0 | 1 | Output | Output | 1 | Output | Input |
| 0 | 0 | 1 | 0 | Output | Output | 2 | Input | Output |
| 0 | 0 | 1 | 1 | Output | Output | 3 | Input | Input |
| 0 | 1 | 0 | 0 | Output | Input | 4 | Output | Output |
| 0 | 1 | 0 | 1 | Output | Input | 5 | Output | Input |
| 0 | 1 | 1 | 0 | Output | Input | 6 | Input | Output |
| 0 | 1 | 1 | 1 | Output | Input | 7 | Input | Input |
| 1 | 0 | 0 | 0 | Input | Output | 8 | Output | Output |
| 1 | 0 | 0 | 1 | Input | Output | 9 | Output | Input |
| 1 | 0 | 1 | 0 | Input | Output | 10 | Input | Output |
| 1 | 0 | 1 | 1 | Input | Output | 11 | Input | Input |
| 1 | 1 | 0 | 0 | Input | Input | 12 | Output | Output |
| 1 | 1 | 0 | 1 | Input | Input | 13 | Output | Input |
| 1 | 1 | 1 | 0 | Input | Input | 14 | Input | Output |
| 1 | 1 | 1 | 1 | Input | Input | 15 | Input | Input |

Mode 0 Configurations
CONTROL WORD \#0
D7 D6 D5 D4 D3 D2 D1 D0

| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

D7-D0 $\longleftrightarrow$ PA7-PA0

CONTROL WORD \#2
D7 D6 D5 D4 D3 D2 D1 D0

| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



CONTROL WORD \#1
D7 D6 D5 D4 D3 D2 D1 D0

| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



CONTROL WORD \#3
D7 D6 D5 D4 D3 D2 D1 D0

| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



Mode 0 Configurations (Continued)
CONTROL WORD \#4
D7 D6 D5 D4 D3 D2 D1 D0

| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



CONTROL WORD \#6



CONTROL WORD \#8
D7 D6 D5 D4 D3 D2 D1 D0

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |



CONTROL WORD \#10
D7 D6 D5 D4 D3 D2 D1 D0

| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |



CONTROL WORD \#5

| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

D7-D0 $\longleftrightarrow$ PA7-PA0

CONTROL WORD \#7
D7 D6 D5 D4 D3 D2 D1 D0

| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |



CONTROL WORD \#9
D7 D6 D5 D4 D3 D2 D1 D0

| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |



CONTROL WORD \#11
D7 D6 D5 D4 D3 D2 D1 D0

| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |



## Mode 0 Configurations (Continued)

CONTROL WORD \#12
D7 D6 D5 D4 D3 D2 D1 D0


CONTROL WORD \#14
D7 D6 D5 D4 D3 D2 D1 D0

| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



## Operating Modes

## Mode 1 (Strobed Input/Output)

This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In Mode 1, Port A and Port $B$ use the lines on Port $C$ to generate or accept these "handshaking" signals.

Mode 1 Basic Functional Definitions:

- Two Groups (Group A and Group B)
- Each group contains one 8-bit port and one 4-bit control/ data port.
- The 8 -bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8 -bit port.


## Input Control Signal Definition

## STB (Strobe Input)

A "low" on this input loads data into the input latch.

## IBF (Input Buffer Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgment. IBF is set by STB input being low and is reset by the rising edge of the RD input.

## CONTROL WORD \#13

| D7 D6 D5 D4 D3 D2 D1 D0 |
| :--- |
| $\mathbf{1}$ D |



CONTROL WORD \#15
D7 D6 D5 D4 D3 D2 D1 D0

| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



## INTR (Interrupt Request)

A "high" on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the rising edge of $\overline{S T B}$ and reset by the falling edge of $\overline{\mathrm{RD}}$. This procedure allows an input device to request service from the CPU by simply strobing its data into the port.

## INTE A

Controlled by Bit Set/Reset of PC4.

## INTE B

Controlled by Bit Set/Reset of PC2.

MODE 1 (PORT A) CONTROL WORD
D7 D6 D5 D4 D3 D2 D1 D0


## MODE 1 (PORT B)

 CONTROL WORDD7 D6 D5 D4 D3 D2 D1 D0


FIGURE 15. MODE 1 INPUT


FIGURE 16. MODE 1 (STROBED INPUT)

## Output Control Signal Definition

## OBF (Output Buffer Full F/F)

The OBF output will go "low" to indicate that the CPU has written data out to the specified port. This does not mean valid data is sent out of the port at this time since OBF can go true before data is available. Data is guaranteed valid at the rising edge of OBF. See Note 1. The OBF F/F will be set by the rising edge of the WR input and reset by ACK input being low.

## ACK (Acknowledge Input)

A "low" on this input informs the HS-82C55ARH that the data from Port A or Port B is ready to be accepted. In essence, a response from the peripheral device indicating that it is ready to accept data. See Note 1.

## INTR (Interrupt Request)

A "high" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set by the rising edge of ACK and reset by the falling edge of WR.


FIGURE 17. MODE 1 OUTPUT

## INTE A

Controlled by Bit Set/Reset of PC6.
INTE B
Controlled by Bit Set/Reset of PC2.


FIGURE 18. MODE 1 (STROBED OUTPUT)

## NOTE:

1. To strobe data into the peripheral device, the user must operate the strobe line in a hand shaking mode. The user needs to send $\overline{\mathrm{OBF}}$ to the peripheral device, generate an $\overline{\mathrm{ACK}}$ from the peripheral device and then latch data into the peripheral device on the rising edge of $\overline{\mathrm{OBF}}$.
Combinations of Mode 1: Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.


FIGURE 19. COMBINATIONS OF MODE 1

## Operating Modes

## MODE 2 (Strobed Bidirectional Bus I/O)

The functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bidirectional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline similar to MODE 1. Interrupt generation and enable/disable functions are also available.

Mode 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-bit, bidirectional bus port (Port A) and a 5-bit control port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bidirectional bus port (Port A).


## Bidirectional Bus I/O Control Signal Definition

## INTR (Interrupt Request)

A high on this output can be used to interrupt the CPU for both input or output operations. INTR will be set either by the rising edge of $\overline{\mathrm{ACK}}($ INTE1 $=1$ ) or the rising edge of $\overline{\text { STB }}$ (INTE2 = 1). INTR will be reset by the falling edge of $\overline{W R}$ (if previously set by the rising edge or $\overline{\mathrm{ACK}}$ ), the falling edge of $\overline{\mathrm{RD}}$ (if previously set by the rising edge of $\overline{\mathrm{STB}}$ ), or the falling edge of $\overline{\mathrm{WR}}$ when immediately following a low $\overline{\mathrm{RD}}$ pulse or the falling edge of $\overline{R D}$ when immediately following a low $\overline{W R}$ pulse (if previously set by the rising edges of both $\overline{\text { ACK }}$ and STB).

## Output Operations

## $\overline{\text { OBF }}$ (Output Buffer Full)

The $\overline{\text { OBF }}$ output will go "low" to indicate that the CPU has written data out to Port A.

## $\overline{\mathrm{ACK}}$ (Acknowledge)

A "low" on this input enables the tri-state output buffer of Port A to send out the data. Otherwise, the output buffer will be in the high impedance state.

## INTE 1 (The INTE Flip-Flop Associated with OBF)

Controlled by Bit Set/Reset of PC6.

## Input Operations

## $\overline{\text { STB }}$ (Strobe Input)

A "low" on this input loads data into the input latch.

## IBF (Input Buffer Full F/F)

A "high" on this output indicates that data has been loaded into the input latch.

## INTE 2 (The INTE Flip-Flop Associated with IBF)

Controlled by Bit Set/Reset of PC4.

CONTROL WORD
D7 D6 D5 D4 D3 D2 D1 D0


FIGURE 20. MODE CONTROL WORD


FIGURE 21. MODE 2 (BIDIRECTIONAL)


NOTE: Any sequence where $\overline{\mathrm{WR}}$ occurs before $\overline{\mathrm{ACK}}$ and $\overline{\mathrm{STB}}$ occurs before $\overline{\mathrm{RD}}$ is permissible.

FIGURE 22. MODE 2 (BIDIRECTIONAL)

MODE DEFINITION SUMMARY

|  | MODE 0 |  | MODE 1 |  | MODE 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IN | OUT | IN | OUT | GROUP A ONLY |
| PA0 | In | Out | In | Out | $\longleftrightarrow$ |
| AP1 | In | Out | In | Out | $\longleftarrow$ |
| PA2 | In | Out | In | Out | $\longleftrightarrow$ |
| PA3 | In | Out | In | Out | $\longleftrightarrow$ |
| PA4 | In | Out | In | Out |  |
| PA5 | In | Out | In | Out |  |
| PA6 | In | Out | In | Out |  |
| PA7 | In | Out | In | Out |  |
| PB0 | In | Out | In | Out | - |
| PB1 | In | Out | In | Out | - |
| PB2 | In | Out | In | Out | - |
| PB3 | In | Out | In | Out | - |
| PB4 | In | Out | In | Out | - |
| PB5 | In | Out | In | Out | - |
| PB6 | In | Out | In | Out | - |
| PB7 | In | Out | In | Out | - |
| PC0 | In | Out | INTR B | INTR B | I/O |
| PC1 | In | Out | IBF B | $\overline{\mathrm{OBF}} \mathrm{B}$ | I/O |
| PC2 | In | Out | STB B | $\overline{\text { ACK }}$ B | 1/O |
| PC3 | In | Out | INTR A | INTR A | INTR A |
| PC4 | In | Out | STB A | I/O | $\overline{\text { STB }} \mathrm{A}$ |
| PC5 | In | Out | IBF A | 1/O | IBFA |
| PC6 | In | Out | I/O | $\overline{\text { ACK }} \mathrm{A}$ | $\overline{\text { ACK }} \mathrm{A}$ |
| PC7 | In | Out | 1/0 | $\overline{\text { OBF }} \mathrm{A}$ | $\overline{\text { OBF }} \mathrm{A}$ |

## Special Mode Combination Considerations

There are several combinations of modes possible. For any combination, some or all of Port C lines are used for control or status. The remaining bits are either inputs or outputs as defined by a "Set Mode" command.
During a read of Port C , the state of all the Port C lines, except the $\overline{\text { ACK }}$ and $\overline{\text { STB }}$ lines, will be placed on the data bus. In place of the ACK and STB line states, flag status will appear on the data bus in the PC2, PC4, and PC6 bit positions as illustrated by Figure 25.
Through a "Write Port C" command, only the Port C pins programmed as outputs in a Mode 0 group can be written. No other pins can be affected by a "Write Port C" command, nor can the interrupt enable flags be accessed. To write to any Port C output programmed as an output in a Mode 1 group or to change an interrupt enable flag, the "Set/Reset Port C Bit" command must be used.
With a "Set/Reset Port C Bit" command, any Port C line programmed as an output (including IBF and $\overline{\mathrm{OBF}}$ ) can be written, or an interrupt enable flag can be either set or reset. Port C lines programmed as inputs, including $\overline{\text { ACK }}$ and $\overline{\text { STB }}$ lines, associated with Port C fare not affected by a "Set/ Reset Port C Bit" command. Writing to the corresponding Port C bit positions of the $\overline{\mathrm{ACK}}$ and $\overline{\text { STB }}$ lines with the "Set/ Reset Port C Bit" command will affect the Group A and Group B interrupt enable flags, as illustrated in Figure 25.

INPUT CONFIGURATION


FIGURE 23. MODE 1 STATUS WORD FORMAT


NOTE: (Defined by Mode 0 or Mode 1 Selection)
FIGURE 24. MODE 2 STATUS WORD FORMAT

## Current Drive Capability

Any output on Port A, B or C can sink or source 2.5 mA . This feature allows the 82C55A to directly drive Darlington type drivers and high-voltage displays that require such sink or source current.

## Reading Port C Status (Figures 23 and 24)

In Mode 0, Port C transfers data to or from the peripheral device. When the 82C55A is programmed to function in Modes 1 or 2, Port C generates or accepts "hand shaking" signals with the peripheral device. Reading the contents of Port C allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly.

There is no special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.

| INTERRUPT <br> ENABLE FLAG* | POSITION | ALTERNATE PORT C <br> PIN SIGNAL (MODE) |
| :---: | :---: | :--- |
| INTE B | PC2 | $\overline{\text { ACKB (Output Mode 1) or }}$ <br> STBB (Input Mode 1) |
| INTE A2 | PC4 | $\overline{\mathrm{STB}}$ (Input Mode 1 or <br> Mode 2) |
| INTE A1 | PC6 | $\overline{\text { ACKA (Output Mode 1 or }}$ <br> Mode 2) |

FIGURE 25. INTERRUPT ENABLE FLAGS IN MODES 1 AND 2

## Metallization Topology

DIE DIMENSIONS:
$3420 \mu \mathrm{~m} \times 4350 \mu \mathrm{~m} \times 485 \mu \mathrm{~m} \pm 25 \mu \mathrm{~m}$
METALLIZATION:
Type: Al/Si
Thickness: 11kÅ $\pm 2 k \AA$
GLASSIVATION:
Type: SiO2
Thickness: $8 \mathrm{k} \AA \pm 1 \mathrm{k} \AA$
WORST CASE CURRENT DENSITY: $7.7 \times 10^{4} \mathrm{~A} / \mathrm{cm}^{2}$
Metallization Mask Layout


All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

## For information regarding Intersil Corporation and its products, see web site http:/www.intersil.com

## Sales Office Headquarters

NORTH AMERICA
Intersil Corporation P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902
TEL: (407) 724-7000
FAX: (407) 724-7240

EUROPE
Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

ASIA
Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 227169310
FAX: (886) 227153029

