PRELIMINARY

# int

# 28F008SA 8-MBIT (1-MBIT x 8) FlashFile<sup>™</sup> MEMORY

Extended Temperature Specifications Included

- High-Density Symmetrically-Blocked Architecture
  - Sixteen 64-Kbyte Blocks
- Extended Cycling Capability - 100,000 Block Erase Cycles
  - 1.6 Million Block Erase Cycles per Chip
- Automated Byte Write and Block Erase - Command User Interface - Status Register
- System Performance Enhancements - RY/BY # Status Output - Erase Suspend Capability

- Deep Power-Down Mode — 0.20  $\mu$ A I<sub>CC</sub> Typical
- Very High-Performance Read — 85 ns Maximum Access Time
- SRAM-Compatible Write Interface
- Hardware Data Protection Feature Erase/Write Lockout during Power Transitions
- Industry Standard Packaging – 40-Lead TSOP, 44-Lead PSOP
- ETOX III Nonvolatile Flash Technology - 12V Byte Write/Block Erase

Intel's 28F008SA 8-Mbit FlashFile™ Memory is the highest density nonvolatile read/write solution for solid-state storage. The 28F008SA's extended cycling, symmetrically blocked architecture, fast access time, write automation and low power consumption provide a more reliable, lower power, lighter weight and higher performance alternative to traditional rotating disk technology. The 28F008SA brings new capabilities to portable computing. Application and operating system software stored in resident flash memory arrays provide instant-on, rapid execute-in-place and protection from obsolescence through in-system software updates. Resident software also extends system battery life and increases reliability by reducing disk drive accesses.

For high density data acquisition applications, the 28F008SA offers a more cost-effective and reliable alternative to SRAM and battery. Traditional high density embedded applications, such as telecommunications, can take advantage of the 28F008SA's nonvolatility, blocking and minimal system code requirements for flexible firmware and modular software designs.

The 28F008SA is offered in 40-lead TSOP (standard and reverse) and 44-lead PSOP packages. Pin assignments simplify board layout when integrating multiple devices in a flash memory array or subsystem. This device uses an integrated Command User Interface and state machine for simplified block erasure and byte write. The 28F008SA memory map consists of 16 separately erasable 64-Kbyte blocks.

Intel's 28F008SA employs advanced CMOS circuitry for systems requiring low power consumption and noise immunity. Its 85 ns access time provides superior performance when compared with magnetic storage media. A deep powerdown mode lowers power consumption to 1 µW typical thru V<sub>CC</sub>, crucial in portable computing, handheld instrumentation and other low-power applications. The RP# power control input also provides absolute data protection during system powerup/down.

Manufactured on Intel's 0.8 micron ETOX process, the 28F008SA provides the highest levels of quality, reliability and cost-effectiveness.

\*Other brands and names are the property of their respective owners. Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products. Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata. COPYRIGHT © INTEL CORPORATION, 1995 November 1995 Order Number: 290429-005

# intel

### **PRODUCT OVERVIEW**

The 28F008SA is a high-performance **8-Mbit** (8,388,608 bit) memory organized as **1 Mbyte** (1,048,576 bytes) of 8 bits each. **Sixteen 64-Kbyte** (65,536 byte) **blocks** are included on the 28F008SA. A memory map is shown in Figure 6 of this specification. A block erase operation erases one of the sixteen blocks of memory in typically **1.6 seconds**, independent of the remaining blocks. Each block can be independently erased and written **100,000 cycles. Erase Suspend** mode allows system software to suspend block erase to read data or execute code from any other block of the 28F008SA.

The 28F008SA is available in the **40-lead TSOP** (Thin Small Outline Package, 1.2 mm thick) and **44-lead PSOP** (Plastic Small Outline) packages. Pinouts are shown in Figures 2 and 4 of this specification.

The **Command User Interface** serves as the interface between the microprocessor or microcontroller and the internal operation of the 28F008SA.


Byte Write and Block Erase Automation allow byte write and block erase operations to be executed using a two-write command sequence to the Command User Interface. The internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for byte write and block erase operations, including verifications, thereby unburdening the microprocessor or microcontroller. Writing of memory data is performed in byte increments typically within 9  $\mu$ s, an 80% improvement over current flash memory products. Ipp byte write and block erase currents are 10 mA typical, 30 mA maximum. Vpp byte write and block erase voltage is 11.4V to 12.6V. The **Status Register** indicates the status of the WSM and when the WSM successfully completes the desired byte write or block erase operation.

The **RY/BY** # output gives an additional indicator of WSM activity, providing capability for both hardware signal of status (versus software polling) and status masking (interrupt masking for background erase, for example). Status polling using RY/BY # minimizes both CPU overhead and system power consumption. When low, RY/BY # indicates that the WSM is performing a block erase or byte write operation. RY/BY # high indicates that the WSM is ready for new commands, block erase is suspended or the device is in deep powerdown mode.

Maximum access time is **85 ns (t<sub>ACC</sub>)** over the commercial temperature range (0°C to +70°C) and over V<sub>CC</sub> supply voltage range (4.5V to 5.5V and 4.75V to 5.25V). **I<sub>CC</sub> active current** (CMOS Read) is **20 mA typical, 35 mA maximum at 8 MHz**.

When the CE# and RP# pins are at  $V_{CC}$ , the **I**<sub>CC</sub> **CMOS Standby** mode is enabled.

A **Deep Powerdown** mode is enabled when the RP# pin is at GND, minimizing power consumption and providing write protection. I<sub>CC</sub> current in deep powerdown is 0.20  $\mu$ A typical. Reset time of 400 ns is required from RP# switching high until outputs are valid to read attempts. Equivalently, the device has a wake time of 1  $\mu$ s from RP# high until writes to the Command User Interface are recognized by the 28F008SA. With RP# at GND, the WSM is reset and the Status Register is cleared.



PRELIMINARY

3



#### Table 1. Pin Description

Symbol	Туре	Name and Function
A <sub>0</sub> -A <sub>19</sub>	INPUT	ADDRESS INPUTS for memory addresses. Addresses are internally latched during a write cycle.
DQ <sub>0</sub> -DQ <sub>7</sub>	INPUT/OUTPUT	<b>DATA INPUT/OUTPUTS:</b> Inputs data and commands during Command User Interface write cycles; outputs data during memory array, Status Register and Identifier read cycles. The data pins are active high and float to tri-state off when the chip is deselected or the outputs are disabled. Data is internally latched during a write cycle.
CE#	INPUT	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders, and sense amplifiers. CE # is active low; CE # high deselects the memory device and reduces power consumption to standby levels.
RP#	INPUT	<b>RESET/DEEP POWERDOWN:</b> Puts the device in deep powerdown mode. RP# is active low; RP# high gates normal operation. RP# also locks out block erase or byte write operations when active low, providing data protection during power transitions. RP# active resets internal automation. Exit from Deep Powerdown sets device to read-array mode.
OE#	INPUT	<b>OUTPUT ENABLE:</b> Gates the device's outputs through the data buffers during a read cycle. OE # is active low.
WE#	INPUT	<b>WRITE ENABLE:</b> Controls writes to the Command User Interface and array blocks. WE# is active low. Addresses and data are latched on the rising edge of the WE# pulse.
RY/BY#	OUTPUT	<b>READY/BUSY #:</b> Indicates the status of the internal Write State Machine. When low, it indicates that the WSM is performing a block erase or byte write operation. RY/BY# high indicates that the WSM is ready for new commands, block erase is suspended or the device is in deep powerdown mode. RY/BY# is always active and does <b>NOT</b> float to tri-state off when the chip is deselected or data outputs are disabled.
V <sub>PP</sub>		BLOCK ERASE/BYTE WRITE POWER SUPPLY for erasing blocks of the array or writing bytes of each block.     NOTE:     With VPP < VPPLMAX, memory contents cannot be altered.
V <sub>CC</sub>		DEVICE POWER SUPPLY (5V $\pm$ 10%, 5V $\pm$ 5%)
GND		GROUND

### 28F008SA




Figure 2. TSOP Lead Configurations






Figure 3. TSOP Serpentine Layout

NOTE:

1. Connect all V<sub>CC</sub> and GND pins of each device to common power supply outputs. DO NOT leave V<sub>CC</sub> or GND inputs disconnected.

6

7








Figure 4. PSOP Lead Configuration

# intel





## PRINCIPLES OF OPERATION

The 28F008SA includes on-chip write automation to manage write and erase functions. The Write State Machine allows for 100% TTL-level control inputs, fixed power supplies during block erasure and byte write, and minimal processor overhead with RAM-like interface timings.

After initial device powerup, or after return from deep powerdown mode (see Bus Operations), the 28F008SA functions as a read-only memory. Manipulation of external memory-control pins allow array read, standby and output disable operations. Both Status Register and intelligent identifiers can also be accessed through the Command User Interface when Vpp = VppL.

This same subset of operations is also available when high voltage is applied to the V<sub>PP</sub> pin. In addition, high voltage on V<sub>PP</sub> enables successful block erasure and byte writing of the device. All functions associated with altering memory contents—byte write, block erase, status and intelligent identifier—are accessed via the Command User Interface and verified thru the Status Register.

Commands are written using standard microprocessor write timings. Command User Interface contents serve as input to the WSM, which controls the block erase and byte write circuitry. Write cycles also internally latch addresses and data needed for byte write or block erase operations. With the appropriate command written to the register, standard microprocessor read timings output array data, access the intelligent identifier codes, or output byte write and block erase status for verification.

Interface software to initiate and poll progress of internal byte write and block erase can be stored in any of the 28F008SA blocks. This code is copied to, and executed from, system RAM during actual flash memory update. After successful completion of byte write and/or block erase, code/data reads from the 28F008SA are again possible via the Read Array command. Erase suspend/resume capability allows system software to suspend block erase to read data and execute code from any other block.

#### 28F008SA

FFFFF F0000	64-Kbyte Block
EFFFF E0000	64-Kbyte Block
DFFFF D0000	64-Kbyte Block
CFFFF C0000	64-Kbyte Block
BFFFF B0000	64-Kbyte Block
AFFFF A0000	64-Kbyte Block
9FFFF 90000	64-Kbyte Block
8FFFF 80000	64-Kbyte Block
7FFFF 70000	64-Kbyte Block
6FFFF 60000	64-Kbyte Block
5FFFF 50000	64-Kbyte Block
4FFFF 40000	64-Kbyte Block
3FFFF 30000	64-Kbyte Block
2FFFF 20000	64-Kbyte Block
1FFFF 10000	64-Kbyte Block
0FFFF	64-Kbyte Block

Figure 6. Memory Map

#### Command User Interface and Write Automation

An on-chip state machine controls block erase and byte write, freeing the system processor for other tasks. After receiving the Erase Setup and Erase Confirm commands, the state machine controls block pre-conditioning and erase, returning progress via the Status Register and RY/BY# output. Byte write is similarly controlled, after destination address and expected data are supplied. The program and erase algorithms of past Intel flash memories are now regulated by the state machine, including pulse repetition where required and internal verification and margining of data.

#### **Data Protection**

Depending on the application, the system designer may choose to make the V<sub>PP</sub> power supply switchable (available only when memory byte writes/block erases are required) or hardwired to V<sub>PPH</sub>. When V<sub>PP</sub> = V<sub>PPL</sub>, memory contents cannot be altered. The 28F008SA Command User Interface architecture provides protection from unwanted byte write or block erase operations even when high voltage is applied to V<sub>PP</sub>. Additionally, all functions are disabled whenever V<sub>CC</sub> is below the write lockout voltage optimization of the processor-memory interface.

The two-step byte write/block erase Command User Interface write sequence provides additional software write protection.

#### **BUS OPERATION**

Flash memory reads, erases and writes in-system via the local CPU. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

#### Read

The 28F008SA has three read modes. The memory can be read from any of its blocks, and information can be read from the intelligent identifier or Status Register. Vpp can be at either VppL or VppH.

intel

The first task is to write the appropriate read mode command to the Command User Interface (array, intelligent identifier, or Status Register). The 28F008SA automatically resets to Read Array mode upon initial device powerup or after exit from deep powerdown. The 28F008SA has four control pins, two of which must be logically active to obtain data at the outputs. Chip Enable (CE#) is the device selection control, and when active enables the selected memory device. Output Enable (OE#) is the data input/output (DQ<sub>0</sub>-DQ<sub>7</sub>) direction control, and when active drives data from the selected memory onto the I/O bus. RP# and WE# must also be at V<sub>IH</sub>. Figure 10 illustrates read bus cycle waveforms.

#### **Output Disable**

With OE# at a logic-high level (V<sub>IH</sub>), the device outputs are disabled. Output pins (DQ<sub>0</sub>-DQ<sub>7</sub>) are placed in a high-impedance state.

#### Standby

CE # at a logic-high level (V<sub>IH</sub>) places the 28F008SA in standby mode. Standby operation disables much of the 28F008SA's circuitry and substantially reduces device power consumption. The outputs (DQ<sub>0</sub>–DQ<sub>7</sub>) are placed in a high-impedence state independent of the status of OE #. If the 28F008SA is deselected during block erase or byte write, the device will continue functioning and consuming normal active power until the operation completes.

Table 2. Bus Operations

Mode	Notes	RP#	CE#	OE #	WE#	A <sub>0</sub>	V <sub>PP</sub>	DQ <sub>0-7</sub>	RY/BY#
Read	1,2,3	VIH	VIL	VIL	VIH	Х	Х	D <sub>OUT</sub>	Х
Output Disable	1,2,3	VIH	V <sub>IL</sub>	VIH	VIH	Х	Х	High Z	Х
Standby	1,2,3	VIH	VIH	Х	Х	Х	Х	High Z	Х
Deep PowerDown	1,2	VIL	Х	Х	Х	Х	Х	High Z	V <sub>OH</sub>
Intelligent Identifier (Mfr)	1,2	VIH	VIL	VIL	VIH	VIL	Х	89H	V <sub>OH</sub>
Intelligent Identifier (Device)	1,2	VIH	VIL	VIL	VIH	VIH	Х	A2H	V <sub>OH</sub>
Write	1,2,3,4,5	VIH	V <sub>IL</sub>	VIH	V <sub>IL</sub>	Х	Х	D <sub>IN</sub>	Х

#### NOTES:

1. Refer to DC Characteristics. When  $V_{PP} = V_{PPL}$ , memory contents can be read but not written or erased.

2. X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses, and V<sub>PPL</sub> or V<sub>PPH</sub> for V<sub>PP</sub>. See DC Characteristics for V<sub>PPL</sub> and V<sub>PPH</sub> voltages.

3. RY/BY# is V<sub>OL</sub> when the Write State Machine is executing internal block erase or byte write algorithms. It is V<sub>OH</sub> when the WSM is not busy, in Erase Suspend mode or deep powerdown mode.

4. Command writes involving block erase or byte write are only successfully executed when VPP = VPPH.

5. Refer to Table 3 for valid  $\mathsf{D}_{\mathsf{IN}}$  during a write operation.

PRELIMINARY

10

### **Deep Power-Down**

The 28F008SA offers a deep power-down feature, entered when RP# is at V<sub>IL</sub>. Current draw thru V<sub>CC</sub> is 0.20  $\mu$ A typical in deep power-down mode, with current draw through V<sub>PP</sub> typically 0.1  $\mu$ A. During read modes, RP#-low deselects the memory, places output drivers in a high-impedence state and turns off all internal circuits. The 28F008SA requires time t<sub>PHOV</sub> (see AC Characteristics-Read-Only Operations) after return from powerdown until initial memory access outputs are valid. After this wakeup interval, normal operation is restored. The Command User Interface is reset to Read Array, and the upper 5 bits of the Status Register are cleared to value 10000, upon return to normal operation.

During block erase or byte write modes, RP# low will abort either operation. Memory contents of the block being altered are no longer valid as the data will be partially written or erased. Time  $t_{PHWL}$  after RP# goes to logic-high (V<sub>IH</sub>) is required before another command can be written.

This use of RP# during system reset is important with automated write/erase devices. When the system comes out of reset it expects to read from the flash memory. Automated flash memories provide status information when accessed during write/ erase modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization would not occur because the flash memory would be providing the status information instead of array data. Intel's Flash Memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application RP# is controlled by the same RESET# signal that resets the system CPU.

### Intelligent Identifier Operation

The intelligent identifier operation outputs the manufacturer code, 89H; and the device code, A2H for the 28F008SA. The system CPU can then automatically match the device with its proper block erase and byte write algorithms.

The manufacturer- and device-codes are read via the Command User Interface. Following a write of 90H to the Command User Interface, a read from address location 00000H outputs the manufacturer code (89H). A read from address 00001H outputs the device code (A2H). It is not necessary to have high voltage applied to  $V_{PP}$  to read the intelligent identifiers from the Command User Interface.

Command	Bus Cycles	Notes		Bus Cycle		Second Bus Cycle			
	Req'd		Operation	Address	Data	Operation	Address	Data	
Read Array/Reset	1	1	Write	Х	FFH				
Intelligent Identifier	3	2, 3, 4	Write	Х	90H	Read	IA	IID	
Read Status Register	2	3	Write	Х	70H	Read	Х	SRD	
Clear Status Register	1		Write	Х	50H				
Erase Setup/Erase Confirm	2	2	Write	BA	20H	Write	BA	D0H	
Erase Suspend/Erase Resume	2		Write	Х	B0H	Write	Х	D0H	
Byte Write Setup/Write	2	2, 3, 5	Write	WA	40H	Write	WA	WD	
Alternate Byte Write Setup/Write	2	2, 3, 5	Write	WA	10H	Write	WA	WD	

#### **Table 3. Command Definitions**

#### NOTES:

1. Bus operations are defined in Table 2.

2. IA = Identifier Address: 00H for manufacturer code, 01H for device code.

BA = Address within the block being erased.

WA = Address of memory location to be written.

3. SRD = Data read from Status Register. See Table 4 for a description of the Status Register bits.

WD = Data to be written at location WA. Data is latched on the rising edge of WE#.

IID = Data read from Intelligent Identifiers.

4. Following the Intelligent Identifier command, two read operations access manufacture and device codes.

5. Either 40H or 10H are recognized by the WSM as the Byte Write Setup command.

6. Commands other than those shown above are reserved by Intel for future device implementations and should not be used.

### Write

Writes to the Command User Interface enable reading of device data and Intelligent Identifiers. They also control inspection and clearing of the Status Register. Additionally, when  $V_{PP} = V_{PPH}$ , the Command User Interface controls block erasure and byte write. The contents of the interface register serve as input to the internal state machine.

The Command User Interface itself does not occupy an addressable memory location. The interface register is a latch used to store the command and address and data information needed to execute the command. Erase Setup and Erase Confirm commands require both appropriate command data and an address within the block to be erased. The Byte Write Setup command requires both appropriate command data and the address of the location to be written, while the Byte Write command consists of the data to be written and the address of the location to be written.

The Command User Interface is written by bringing WE# to a logic-low level (V<sub>IL</sub>) while CE# is low. Addresses and data are latched on the rising edge of WE#. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the AC Waveforms for Write Operations, Figure 11, for specific timing parameters.

### COMMAND DEFINITIONS

When  $V_{PPL}$  is applied to the  $V_{PP}$  pin, read operations from the Status Register, intelligent identifiers, or array blocks are enabled. Placing  $V_{PPH}$  on  $V_{PP}$  enables successful byte write and block erase operations as well.

Device operations are selected by writing specific commands into the Command User Interface. Table 3 defines the 28F008SA commands.

### **Read Array Command**

Upon initial device powerup and after exit from deep powerdown mode, the 28F008SA defaults to Read Array mode. This operation is also initiated by writing FFH into the Command User Interface. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the Command User Interface contents are altered. Once the internal Write State Machine has started a block erase or byte write operation, the device will not recognize the Read Array command, until the WSM has completed its operation. The Read Array command is functional when  $V_{PP} = V_{PPL}$  or  $V_{PPH}$ .

I able 4. Status Register Definitions									
	WSMS	ESS	ES	BWS	VPPS	R	R	R	
	7	6	5	4	3	2	1	0	J
$\begin{array}{llllllllllllllllllllllllllllllllllll$	SR.7 = WRITE STATE MACHINE STATUS     1 = Ready     0 = Busy     SR.6 = ERASE SUSPEND STATUS     1 = Erase Suspended     0 = Erase in Progress/Completed     SR.5 = ERASE STATUS     1 = Error in Block Erasure     0 = Successful Block Erase     SR.4 = BYTE WRITE STATUS     1 = Error in Byte Write     0 = Successful Byte Write     0 = Successful Byte Write     1 = Vpp Low Detect; Operation Abort					cked to c , before ad for suc- Byte Write a block e a was entr low status d before a attempted pp Status e continuc thes the V command the system	letermine the Byte cess. ⇒ AND Err rase atter ered. Atte is detect another by d. bit, unlik pp level o sequenc m if Vpp t not guar	byte write Write or ase Statu: mpt, an in mpt the o ed, the St yte write of e an A/D tion of Vp nly after t es have as not bb anteed to	e Status bit must firs o or block erase com- Erase Status bit are s bits are set to "1"s oproper command se- peration again. atus Register must be or block erase opera of converter, does no p level. The WSM in- he byte write or block osen entered and in- cen switched on. The report accurate feed

#### Table 4. Status Register Definitions

12

### Intelligent Identifier Command

The 28F008SA contains an Intelligent Identifier operation, initiated by writing 90H into the Command User Interface. Following the command write, a read cycle from address 00000H retrieves the manufacturer code of 89H. A read cycle from address 00001H returns the device code of A2H. To terminate the operation, it is necessary to write another valid command into the register. Like the Read Array command, the Intelligent Identifier command is functional when  $V_{PP} = V_{PPL}$  or  $V_{PPH}$ .

### **Read Status Register Command**

The 28F008SA contains a Status Register which may be read to determine when a byte write or block erase operation is complete, and whether that operation completed successfully. The Status Register may be read at any time by writing the Read Status Register command (70H) to the Command User Interface. After writing this command, all subsequent read operations output data from the Status Register, until another valid command is written to the Command User Interface. The contents of the Status Register are latched on the falling edge of OE# or CE#, whichever occurs last in the read cycle. OE# or CE# must be toggled to VIH before further reads to update the Status Register latch. The Read Status Register command functions when  $V_{PP} = V_{PPL}$  or  $V_{PPH}$ .

### **Clear Status Register Command**

The Erase Status and Byte Write Status bits are set to "1"s by the Write State Machine and can only be reset by the Clear Status Register Command. These bits indicate various failure conditions (see Table 4). By allowing system software to control the resetting of these bits, several operations may be performed (such as cumulatively writing several bytes or erasing multiple blocks in sequence). The Status Register may then be polled to determine if an error occurred during that sequence. This adds flexibility to the way the device may be used.

Additionally, the V<sub>PP</sub> Status bit (SR.3) MUST be reset by system software before further byte writes or block erases are attempted. To clear the Status Register, the Clear Status Register command (50H) is written to the Command User Interface. The Clear Status Register command is functional when V<sub>PP</sub> = V<sub>PPL</sub> or V<sub>PPH</sub>.

# Erase Setup/Erase Confirm Commands

Erase is executed one block at a time, initiated by a two-cycle command sequence. An Erase Setup

PRELIMINARY

command (20H) is first written to the Command User Interface, followed by the Erase Confirm command (D0H). These commands require both appropriate sequencing and an address within the block to be erased to FFH. Block preconditioning, erase and verify are all handled internally by the Write State Machine, invisible to the system. After the two-command erase sequence is written to it, the 28F008SA automatically outputs Status Register data when read (see Figure 8; Block Erase Flowchart). The CPU can detect the completion of the erase event by analyzing the output of the RY/BY# pin, or the WSM Status bit of the Status Register.

When erase is completed, the Erase Status bit should be checked. If erase error is detected, the Status Register should be cleared. The Command User Interface remains in Read Status Register mode until further commands are issued to it.

This two-step sequence of set-up followed by execution ensures that memory contents are not accidentally erased. Also, reliable block erasure can only occur when  $V_{PP} = V_{PPH}$ . In the absence of this high voltage, memory contents are protected against erasure. If block erase is attempted while  $V_{PP} = V_{PPL}$ , the  $V_{PP}$  Status bit will be set to "1". Erase attempts while  $V_{PPL} < V_{PP} < V_{PPH}$  produce spurious results and should not be attempted.

### Erase Suspend/Erase Resume Commands

The Erase Suspend command allows block erase interruption in order to read data from another block of memory. Once the erase process starts, writing the Erase Suspend command (BOH) to the Command User Interface requests that the WSM suspend the erase sequence at a predetermined point in the erase algorithm. The 28F008SA continues to output Status Register data when read, after the Erase Suspend command is written to it. Polling the WSM Status and Erase Suspend Status bits will determine when the erase operation has been suspended (both will be set to "1"). RY/BY # will also transition to V<sub>OH</sub>.

At this point, a Read Array command can be written to the Command User Interface to read data from blocks other than that which is suspended. The only other valid commands at this time are Read Status Register (70H) and Erase Resume (D0H), at which time the WSM will continue with the erase process. The Erase Suspend Status and WSM Status bits of the Status Register will be automatically cleared and RY/BY# will return to V<sub>OL</sub>. After the Erase Resume command is written to it, the 28F008SA automatically outputs Status Register data when read (see Figure 9; Erase Suspend/Resume Flowchart). V<sub>PP</sub> must remain at V<sub>PPH</sub> while the 28F008SA is in Erase Suspend.

# Byte Write Setup/Write Commands (40H or 10H)

Byte write is executed by a two-command sequence. The Byte Write Setup command (40H or 10H) is written to the Command User Interface, followed by a second write specifying the address and data (latched on the rising edge of WE#) to be written. The WSM then takes over, controlling the byte write and write verify algorithms internally. After the twocommand byte write sequence is written to it, the 28F008SA automatically outputs Status Register data when read (see Figure 7; Byte Write Flowchart). The CPU can detect the completion of the byte write event by analyzing the output of the RY/BY# pin, or the WSM Status Bit of the Status Register. Only the Read Status Register command is valid while byte write is active.

When byte write is complete, the Byte Write Status bit should be checked. If byte write error is detected, the Status Register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The Command User Interface remains in Read Status Register mode until further commands are issued to it. If byte write is attempted while  $V_{PP} = V_{PPL}$ , the  $V_{PP}$  Status bit will be set to "1". Byte write attempts while  $V_{PPL} < V_{PP} < V_{PPH}$  produce spurious results and should not be attempted.

# EXTENDED BLOCK ERASE/BYTE WRITE CYCLING

Intel has designed extended cycling capability into its ETOX flash memory technologies. The 28F008SA is designed for 100,000 byte write/block erase cycles on each of the sixteen 64-Kbyte blocks. Low electric fields, advanced oxides and minimal oxide area per cell subjected to the tunneling electric field combine to greatly reduce oxide stress and the probability of failure. A 20-Mbyte solid-state drive using an array of 28F008SAs has a MTBF (Mean Time Between Failure) of 33.3 million hours<sup>(1)</sup>, over 600 times more reliable than equivalent rotating disk technology.

#### **AUTOMATED BYTE WRITE**

The 28F008SA integrates the Quick-Pulse programming algorithm of prior Intel Flash devices on-chip, using the Command User Interface, Status Register and Write State Machine (WSM). On-chip integration dramatically simplifies system software and provides processor interface timings to the Command User Interface and Status Register. WSM operation, internal verify and V<sub>PP</sub> high voltage presence are monitored and reported via the RY/BY# output and appropriate Status Register bits. Figure 7 shows a



system software flowchart for device byte write. The entire sequence is performed with V<sub>PP</sub> at V<sub>PPH</sub>. Byte write abort occurs when RP # transitions to V<sub>IL</sub>, or V<sub>PP</sub> drops to V<sub>PPL</sub>. Although the WSM is halted, byte data is partially written at the location where byte write was aborted. Block erasure, or a repeat of byte write, is required to initialize this data to a known value.

#### AUTOMATED BLOCK ERASE

As above, the Quick-Erase algorithm of prior Intel Flash devices is now implemented internally, including all preconditioning of block data. WSM operation, erase success and  $V_{PP}$  high voltage presence are monitored and reported through RY/BY# and the Status Register. Additionally, if a command other than Erase Confirm is written to the device following Erase Setup, both the Erase Status and Byte Write Status bits will be set to "1"s. When issuing the Erase Setup and Erase Confirm commands, they should be written to an address within the address range of the block to be erased. Figure 8 shows a system software flowchart for block erase.

Erase typically takes 1.6 seconds per block. The Erase Suspend/Erase Resume command sequence allows suspension of this erase operation to read data from a block other than that in which erase is being performed. A system software flowchart is shown in Figure 9.

The entire sequence is performed with V<sub>PP</sub> at V<sub>PPH</sub>. Abort occurs when RP# transitions to V<sub>IL</sub> or V<sub>PP</sub> falls to V<sub>PPL</sub>, while erase is in progress. Block data is partially erased by this operation, and a repeat of erase is required to obtain a fully erased block.

#### DESIGN CONSIDERATIONS

#### Three-Line Output Control

The 28F008SA will often be used in large memory arrays. Intel provides three control inputs to accommodate multiple memory connections. Three-line control provides for:

- a) lowest possible memory power dissipation
- b) complete assurance that data bus contention will not occur

To efficiently use these control inputs, an address decoder should enable CE#, while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs while deselected memory devices are in Standby Mode. RP# should be connected to the system Powergood signal to prevent unintended writes during system power transitions. Powergood should also toggle during system reset.

<sup>(1)</sup>Assumptions: 10-Kbyte file written every 10 minutes. (20-Mbyte array)/(10-Kbyte file) = 2,000 file writes before erase required. (2000 files writes/erase)  $\times$  (100,000 cycles per 28F008SA block) = 200 million file writes. (200  $\times$  10<sup>6</sup> file writes)  $\times$  (10 min/write)  $\times$  (1 hr/60 min) = **33.3**  $\times$  **10<sup>6</sup> MTBF**.


#### 28F008SA

# RY/BY # and Byte Write/Block Erase Polling

RY/BY# is a full CMOS output that provides a hardware method of detecting byte write and block erase completion. It transitions low time  $t_{WHRL}$  after a write or erase command sequence is written to the

28F008SA, and returns to  $V_{OH}$  when the WSM has finished executing the internal algorithm.

RY/BY# can be connected to the interrupt input of the system CPU or controller. It is active at all times, not tristated if the 28F008SA CE# or OE# inputs are brought to V<sub>IH</sub>. RY/BY# is also V<sub>OH</sub> when the device is in Erase Suspend or deep powerdown modes.



PRELIMINARY

Figure 7. Automated Byte Write Flowchart

15

# intel




Figure 8. Automated Block Erase Flowchart

16




Figure 9. Erase Suspend/Resume Flowchart

#### **Power Supply Decoupling**

Flash memory power switching characteristics require careful device decoupling. System designers are interested in 3 supply current issues; standby current levels (I<sub>SB</sub>), active current levels (I<sub>CC</sub>) and transient peaks produced by falling and rising edges of CE#. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1  $\mu$ F ceramic capacitor connected between each V<sub>CC</sub> and GND, and between its V<sub>PP</sub> and GND. These high frequency, low inherent-inductance capacitors should be placed as close as possible to package leads. Additionally, for

PRELIMINARY

every 8 devices, a 4.7  $\mu$ F electrolytic capacitor should be placed at the array's power supply connection between V<sub>CC</sub> and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

### V<sub>PP</sub> Trace on Printed Circuit Boards

Writing flash memories, while they reside in the target system, requires that the printed circuit board designer pay attention to the  $V_{PP}$  power supply trace. The  $V_{PP}$  pin supplies the memory cell current for writing and erasing. Use similar trace widths and layout considerations given to the  $V_{CC}$  power bus. Adequate  $V_{PP}$  supply traces and decoupling will decrease  $V_{PP}$  voltage spikes and overshoots.



# V<sub>CC</sub>, V<sub>PP</sub>, RP # Transitions and the Command/Status Registers

Byte write and block erase completion are not guaranteed if V<sub>PP</sub> drops below V<sub>PPH</sub>. If the V<sub>PP</sub> Status bit of the Status Register (SR.3) is set to "1", a Clear Status Register command MUST be issued before further byte write/block erase attempts are allowed by the WSM. Otherwise, the Byte Write (SR.4) or Erase (SR.5) Status bits of the Status Register will be set to "1"s if error is detected. RP# transitions to V<sub>IL</sub> during byte write and block erase also abort the operations. Data is partially altered in either case, and the command sequence must be repeated after normal operation is restored. Device poweroff, or RP# transitions to V<sub>IL</sub>, clear the Status Register to initial value 10000 for the upper 5 bits.

The Command User Interface latches commands as issued by system software and is not altered by V<sub>PP</sub> or CE# transitions or WSM actions. Its state upon powerup, after exit from deep powerdown or after V<sub>CC</sub> transitions below V<sub>LKO</sub>, is Read Array Mode.

After byte write or block erase is complete, even after V<sub>PP</sub> transitions down to V<sub>PPL</sub>, the Command User Interface must be reset to Read Array mode via the Read Array command if access to the memory array is desired.

#### **Power Up/Down Protection**

The 28F008SA is designed to offer protection against accidental block erasure or byte writing during power transitions. Upon power-up, the 28F008SA is indifferent as to which power supply,  $V_{PP}$  or  $V_{CC}$ , powers up first. Power supply sequencing is not required. Internal circuitry in the 28F008SA

ensures that the Command User Interface is reset to the Read Array mode on power up.

A system designer must guard against spurious writes for V<sub>CC</sub> voltages above V<sub>LKO</sub> when V<sub>PP</sub> is active. Since both WE# and CE# must be low for a command write, driving either to V<sub>IH</sub> will inhibit writes. The Command User Interface architecture provides an added level of protection since alteration of memory contents only occurs after successful completion of the two-step command sequences.

Finally, the device is disabled until RP# is brought to  $V_{IH}$ , regardless of the state of its control inputs. This provides an additional level of memory protection.

#### **Power Dissipation**

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash nonvolatility increases usable battery life, because the 28F008SA does not consume any power to retain code or data when the system is off.

In addition, the 28F008SA's deep powerdown mode ensures extremely low power dissipation even when system power is applied. For example, portable PCs and other power sensitive applications, using an array of 28F008SAs for solid-state storage, can lower RP# to V<sub>IL</sub> in standby or sleep modes, producing negligable power consumption. If access to the 28F008SA is again needed, the part can again be read, following the t<sub>PHQV</sub> and t<sub>PHWL</sub> wakeup cycles required after RP# is first raised back to V<sub>IH</sub>. See AC Characteristics—Read-Only and Write Operations and Figures 10 and 11 for more information.

# intal

#### 28F008SA

### **ABSOLUTE MAXIMUM RATINGS\***

During Read0°C to +70°C(1) During Block Erase/Byte Write0°C to +70°C
Temperature Under Bias $\dots \dots - 10^{\circ}$ C to $+ 80^{\circ}$ C
Storage Temperature65°C to +125°C
Voltage on Any Pin (except V <sub>CC</sub> and V <sub>PP</sub> ) with Respect to GND $\dots -2.0V$ to $+7.0V$ <sup>(2)</sup>
V <sub>PP</sub> Program Voltage with Respect to GND during Block Erase/Byte Write2.0V to +14.0V <sup>(2, 3)</sup>
V <sub>CC</sub> Supply Voltage with Respect to GND2.0V to +7.0V <sup>(2)</sup>
Output Short Circuit Current

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and ex-tended exposure beyond the "Operating Conditions" may affect device reliability.

#### NOTES:

1. Operating temperature is for commercial product defined by this specification.

2. Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <20 ns. Maximum DC voltage on input/output pins is  $V_{CC}$  + 0.5V which, during transitions, may overshoot to  $V_{CC}$  + 2.0V for periods <20 ns.

3. Maximum DC voltage on V<sub>PP</sub> may overshoot to  $\pm 14.0$ V for periods <20 ns.

4. Output shorted for no more than one second. No more than one output shorted at a time. 5. 5%  $V_{CC}$  specifications reference the 28F008SA-85 in its High Speed configuration. 10%  $V_{CC}$  specifications reference the 28F008SA-85 in its Standard configuration, and the 28F008SA-120.

### **OPERATING CONDITIONS**

Symbol	Parameter	Notes	Min	Мах	Unit
T <sub>A</sub>	Operating Temperature		0	70	°C
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage (10%)	5	4.50	5.50	V
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage (5%)	5	4.75	5.25	V

#### **DC CHARACTERISTICS**

Symbol	Parameter	Notes	Min	Тур	Мах	Unit	Test Condition
ILI	Input Load Current	1			±1.0	μΑ	$V_{CC} = V_{CC} Max$ $V_{IN} = V_{CC} \text{ or GND}$
I <sub>LO</sub>	Output Leakage Current	1			±10	μΑ	$V_{CC} = V_{CC} Max$ $V_{OUT} = V_{CC} or GND$
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1, 3		1.0	2.0	mA	$V_{CC} = V_{CC} Max$ CE# = RP# = V <sub>IH</sub>
				30	100	μΑ	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \; Max \\ CE \# = RP \# = V_{CC} \pm 0.2 V \end{array}$
ICCD	V <sub>CC</sub> Deep PowerDown Current	1		0.20	1.2	μΑ	RP# = GND ±0.2V I <sub>OUT</sub> (RY/BY#) = 0 mA
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	1		20	35	mA	$\label{eq:VCC} \begin{split} V_{CC} &= V_{CC} \text{ Max, CE} \# = \text{GND} \\ \text{f} &= 8 \text{ MHz, } \text{I}_{OUT} = 0 \text{ mA} \\ \text{CMOS Inputs} \end{split}$
				25	50	mA	



# DC CHARACTERISTICS (Continued)

Symbol	Parameter	Notes	Min	Тур	Max	Unit	Test Condition
ICCW	V <sub>CC</sub> Byte Write Current	1		10	30	mA	Byte Write In Progress
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase Current	1		10	30	mA	Block Erase In Progress
I <sub>CCES</sub>	V <sub>CC</sub> Erase Suspend Current	1, 2		5	10	mA	Block Erase Suspended CE $\# = V_{IH}$
I <sub>PPS</sub>	V <sub>PP</sub> Standby Current	1		± 1	±15	μA	$V_{PP} \leq V_{CC}$
I <sub>PPD</sub>	V <sub>PP</sub> Deep PowerDown Current	1		0.10	5.0	μA	$RP\# = GND \pm 0.2V$
I <sub>PPR</sub>	V <sub>PP</sub> Read Current				200	μA	$V_{PP} > V_{CC}$
I <sub>PPW</sub>	V <sub>PP</sub> Byte Write Current	1		10	30	mA	$V_{PP} = V_{PPH}$ Byte Write in Progress
IPPE	V <sub>PP</sub> Block Erase Current	1		10	30	mA	$V_{PP} = V_{PPH}$ Block Erase in Progress
I <sub>PPES</sub>	V <sub>PP</sub> Erase Suspend Current	1		90	200	μΑ	$V_{PP} = V_{PPH}$ Block Erase Suspended
$V_{IL}$	Input Low Voltage		-0.5		0.8	V	
VIH	Input High Voltage		2.0		$V_{CC}$ + 0.5	V	
V <sub>OL</sub>	Output Low Voltage	3			0.45	V	$\begin{array}{l} V_{CC} = V_{CC} \mbox{ Min} \\ I_{OL} = 5.8 \mbox{ mA} \end{array}$
V <sub>OH1</sub>	Output High Voltage (TTL)	3	2.4			V	$V_{CC} = V_{CC} Min$ $I_{OH} = -2.5 mA$
V <sub>OH2</sub>	Output High Voltage (CMOS)		0.85 V <sub>CC</sub>			V	$I_{OH} = -2.5 \ \mu A$ $V_{CC} = V_{CC} Min$
			$V_{\rm CC}-0.4$				$I_{OH} = -100 \ \mu A$ $V_{CC} = V_{CC} \ Min$
V <sub>PPL</sub>	V <sub>PP</sub> during Normal Operations	4	0.0		6.5	V	
V <sub>PPH</sub>	V <sub>PP</sub> during Erase/Write Operations		11.4	12.0	12.6	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.0			V	



# EXTENDED TEMPERATURE OPERATING CONDITIONS

Symbol	Parameter	Notes	Min	Max	Unit
T <sub>A</sub>	Operating Temperature		-40	+85	°C
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage (10%)	5	4.50	5.50	V
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage (5%)	5	4.75	5.25	V

# DC CHARACTERISTICS: EXTENDED TEMPERATURE OPERATION

Symbol	Parameter	Notes	Min	Тур	Мах	Unit	Test Condition
ILI	Input Load Current	1			±1.0	μA	$V_{CC} = V_{CC} Max$ $V_{IN} = V_{CC} \text{ or GND}$
I <sub>LO</sub>	Output Leakage Current	1			±10	μΑ	$V_{CC} = V_{CC} Max$ $V_{OUT} = V_{CC} or GND$
Iccs	V <sub>CC</sub> Standby Current	1, 3		1.0	2.0	mA	
				30	100	μΑ	
ICCD	V <sub>CC</sub> Deep PowerDown Current	1		0.20	20	μΑ	$\begin{array}{l} RP \# \ = \ GND \ \pm 0.2V \\ I_{OUT} \ (RY/BY \#) = \ 0 \ mA \end{array}$
ICCR	V <sub>CC</sub> Read Current	1		20	35	mA	$\label{eq:VCC} \begin{array}{l} V_{CC} = V_{CC} \mbox{ Max, CE} \# = \mbox{ GND} \\ f = 8 \mbox{ MHz, } I_{OUT} = 0 \mbox{ mA} \\ \mbox{ CMOS Inputs} \end{array}$
				25	50	mA	$V_{CC} = V_{CC} Max, CE \# = V_{IL}$ f = 8 MHz, I <sub>OUT</sub> = 0 mA TTL Inputs
Iccw	V <sub>CC</sub> Byte Write Current	1		10	30	mA	Byte Write In Progress
ICCE	V <sub>CC</sub> Block Erase Current	1		10	30	mA	Block Erase In Progress
I <sub>CCES</sub>	V <sub>CC</sub> Erase Suspend Current	1, 2		5	10	mA	Block Erase Suspended CE # = V <sub>IH</sub>
I <sub>PPS</sub>	VPP Standby Current	1		±1	±15	μA	$V_{PP} \leq V_{CC}$
I <sub>PPD</sub>	V <sub>PP</sub> Deep PowerDown Current	1		0.10	5.0	μA	$RP\# = GND \pm 0.2V$
I <sub>PPR</sub>	V <sub>PP</sub> Read Current				200	μA	$V_{PP} > V_{CC}$
IPPW	V <sub>PP</sub> Byte Write Current	1		10	30	mA	$V_{PP} = V_{PPH}$ Byte Write in Progress
I <sub>PPE</sub>	V <sub>PP</sub> Block Erase Current	1		10	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Block Erase in Progress
I <sub>PPES</sub>	V <sub>PP</sub> Erase Suspend Current	1		90	200	μA	$V_{PP} = V_{PPH}$ Block Erase Suspended



Symbol	Parameter	Notes	Min	Тур	Max	Unit	Test Condition
VIL	Input Low Voltage		-0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage	3			0.45	V	$V_{CC} = V_{CC} Min$ $I_{OL} = 5.8 mA$
V <sub>OH1</sub>	Output High Voltage (TTL)	3	2.4			V	$V_{CC} = V_{CC} Min$ $I_{OH} = -2.5 mA$
V <sub>OH2</sub>	Output High Voltage (CMOS)		0.85 V <sub>CC</sub>			V	$I_{OH} = -2.5 \ \mu A$ $V_{CC} = V_{CC} Min$
			V <sub>CC</sub> - 0.4				$I_{OH} = -100 \ \mu A$ $V_{CC} = V_{CC} Min$
V <sub>PPL</sub>	V <sub>PP</sub> during Normal Operations	4	0.0		6.5	V	
V <sub>PPH</sub>	V <sub>PP</sub> during Erase/Write Operations		11.4	12.0	12.6	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.0			V	

## DC CHARACTERISTICS: EXTENDED TEMPERATURE OPERATION (Continued)

## **CAPACITANCE(5)** $T_A = 25^{\circ}C$ , f = 1 MHz

Symbol	Parameter	Тур	Мах	Unit	Condition
C <sub>IN</sub>	Input Capacitance	6	8	pF	$V_{\text{IN}} = 0V$
C <sub>OUT</sub>	Output Capacitance	8	12	рF	$V_{OUT} = 0V$

#### NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at  $V_{CC} = 5.0V$ ,  $V_{PP} = 12.0V$ ,  $T = 25^{\circ}C$ . These currents are valid for all product versions (packages and speeds).

2. I<sub>CCES</sub> is specified with the device deselected. If the 28F008SA is read while in Erase Suspend Mode, current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub>.


3. Includes RY/BY#.

4. Block Erases/Byte Writes are inhibited when  $V_{PP} = V_{PPL}$  and not guaranteed in the range between  $V_{PPH}$  and  $V_{PPL}$ .

5. Sampled, not 100% tested.


#### 28F008SA


#### AC INPUT/OUTPUT REFERENCE WAVEFORM<sup>(1)</sup>




AC test inputs are driven at V<sub>OH</sub> (2.4 V<sub>TTL</sub>) for a Logic "1" and V<sub>OL</sub> (0.45 V<sub>TTL</sub>) for a Logic "0". Input timing begins at V<sub>IH</sub> (2.0 V<sub>TTL</sub>) and V<sub>IL</sub> (0.8 V<sub>TTL</sub>). Output timing ends at V<sub>IH</sub> and V<sub>IL</sub>. Input rise and fall times (10% to 90%) < 10 ns.

### HIGH SPEED AC INPUT/OUTPUT REFERENCE WAVEFORM<sup>(2)</sup>





#### HIGH SPEED AC TESTING LOAD CIRCUIT<sup>(2)</sup>



#### NOTES:

1. Testing characteristics for 28F008SA-85 in Standard configuration, and 28F008SA-120.

2. Testing characteristics for 28F008SA-85 in High Speed configuration.

#### $V_{CC}\pm 5\%$ 28F008SA-85(4) Versions $V_{CC} \pm 10\%$ Unit 28F008SA-85(5) 28F008SA-120(5) Symbol Parameter Notes Min Мах Min Max Min Max t<sub>AVAV</sub> t<sub>RC</sub> Read Cycle Time 85 90 120 ns Address to Output Delay 85 90 120 ns t<sub>AVQV</sub> t<sub>ACC</sub> CE # to Output Delay 2 85 90 120 $t_{CE}$ ns t<sub>ELQV</sub> RP# High to Output Delay 400 400 400 ns t<sub>PHQV</sub> t<sub>PWH</sub> tGLQV $t_{\mathsf{OE}}$ OE# to Output Delay 2 40 45 50 ns CE # to Output Low Z 3 0 0 0 ns t<sub>ELQX</sub> t<sub>LZ</sub> CE # High to Output High Z 3 55 55 55 ns t<sub>EHQZ</sub> t<sub>HZ</sub> 0 OE # to Output Low Z 3 0 0 t<sub>GLQX</sub> tolz ns OE # High to Output High Z 3 30 30 30 ns t<sub>GHQZ</sub> t<sub>DF</sub> Output Hold from 3 0 0 0 ns t<sub>OH</sub> Addresses, CE# or OE# Change, Whichever is First

# AC CHARACTERISTICS—Read-Only Operations<sup>(1)</sup>

#### NOTES:

1. See AC Input/Output Reference Waveform for timing measurements.

2. OE# may be delayed up to  $t_{CE}-t_{OE}$  after the falling edge of CE# without impact on  $t_{CE}$ .

3. Sampled, not 100% tested.

4. See High Speed AC Input/Output Reference Waveforms and High Speed AC Testing Load Circuits for testing characteristics.

5. See AC Input/Output Reference Waveforms and AC Testing Load Circuits for testing characteristics.



#### **EXTENDED TEMPERATURE OPERATION** AC CHARACTERISTICS—Read-Only Operations<sup>(1)</sup>

		Versions	V <sub>CC</sub> ±10%	28F008	SA-100 <sup>(5)</sup>	Unit
Sym	bol	Parameter	Notes	s Min	Max	Unit
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time		100		ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to Output Delay			100	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	CE# to Output Delay	2		100	ns
t <sub>PHQV</sub>	t <sub>PWH</sub>	RP# High to Output Delay			400	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	OE # to Output Delay	2		55	ns
t <sub>ELQX</sub>	t <sub>LZ</sub>	CE # to Output Low Z	3	0		ns
t <sub>EHQZ</sub>	t <sub>HZ</sub>	CE # High to Output High Z	3		55	ns
t <sub>GLQX</sub>	t <sub>OLZ</sub>	OE # to Output Low Z	3	0		ns
t <sub>GHQZ</sub>	t <sub>DF</sub>	OE # High to Output High Z	3		30	ns
	t <sub>ОН</sub>	Output Hold from Addresses, CE # or OE # Change, Whichever is First	3	0		ns

#### NOTES:

1. See AC Input/Output Reference Waveform for timing measurements.

2. OE# may be delayed up to t<sub>CE</sub>-t<sub>OE</sub> after the falling edge of CE# without impact on t<sub>CE</sub>.
3. Sampled, not 100% tested.
4. See High Speed AC Input/Output Reference Waveforms and High Speed AC Testing Load Circuits for testing characteris-

tics. 5. See AC Input/Output Reference Waveforms and AC Testing Load Circuits for testing characteristics.




Figure 10. AC Waveform for Read Operations

Preliminary



	Ve	ersions	Vc	c±5%	28F008	SA-85(7)					
			Vcc	;±10%			28F008	SA-85 <sup>(8)</sup>	28F0085	SA-120 <sup>(8)</sup>	Unit
Sym	bol	Parameter		Notes	Min	Max	Min	Max	Min	Мах	
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time			85		90		120		ns
t <sub>PHWL</sub>	t <sub>PS</sub>	RP# High Recovery to WE# Going Low	D	2	1		1		1		μs
t <sub>ELWL</sub>	t <sub>CS</sub>	CE# Setup to WE# G Low	ioing		10		10		10		ns
twlwh	t <sub>WP</sub>	WE# Pulse Width			40		40		40		ns
t <sub>VPWH</sub>	t <sub>VPS</sub>	V <sub>PP</sub> Setup to WE # Go High	bing	2	100		100		100		ns
t <sub>AVWH</sub>	t <sub>AS</sub>	Address Setup to WE Going High	#	3	40		40		40		ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup to WE # G High	oing	4	40		40		40		ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold from WE#	High		5		5		5		ns
t <sub>WHAX</sub>	t <sub>AH</sub>	Address Hold from Wi High	∃#		5		5		5		ns
tWHEH	t <sub>CH</sub>	CE# Hold from WE#	High		10		10		10		ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	WE # Pulse Width Hig	h		30		30		30		ns
t <sub>WHRL</sub>		WE# High to RY/BY; Going Low	¥			100		100		100	ns
t <sub>WHQV1</sub>		Duration of Byte Write Operation		5, 6	6		6		6		μs
t <sub>WHQV2</sub>		Duration of Block Eras Operation	e	5, 6	0.3		0.3		0.3		sec
t <sub>WHGL</sub>		Write Recovery before Read	)		0		0		0		μs
t <sub>QVVL</sub>	t <sub>VPH</sub>	V <sub>PP</sub> Hold from Valid S RY/BY# High	RD,	2, 6	0		0		0		ns

# AC CHARACTERISTICS—Write Operations<sup>(1)</sup>

NOTES:

Read timing characteristics during erase and byte write operations are the same as during read-only operations. Refer to AC Characteristics for Read-Only Operations.
Sampled, not 100% tested.

3. Refer to Table 3 for valid  $A_{\mbox{IN}}$  for byte write or block erasure.

4. Refer to Table 3 for valid DIN for byte write or block erasure.

5. The on-chip Write State Machine incorporates all byte write and block erase system functions and overhead of standard Intel flash memory, including byte program and verify (byte write) and block precondition, precondition verify, erase and erase verify (block erase).

6. Byte write and block erase durations are measured to completion (SR.7 = 1, RY/BY  $\# = V_{OH}$ ). V<sub>PP</sub> should be held at V<sub>PPH</sub> until determination of byte write/block erase success (SR.3/4/5 = 0) 7. See High Speed AC Input/Output Reference Waveforms and High Speed AC Testing Load Circuits for testing characteris-

tics.

8. See AC Input/Output Reference Waveforms and AC Testing Load Circuits for testing characteristics.

## **BLOCK ERASE AND BYTE WRITE PERFORMANCE**

Parameter	Natas	:	28F008S	<b>A-8</b> 5	2	Unit		
Parameter	Notes	Min	Typ <sup>(1)</sup>	Мах	Min	Typ <sup>(1)</sup>	Мах	Unit
Block Erase Time	2		1.6	10		1.6	10	sec
Block Write Time	2		0.6	2.1		0.6	2.1	sec
Byte Write Time			8	(Note 3)		8	(Note 3)	μs

#### NOTES:

1. 25°C, 12.0 V<sub>PP</sub>.

2. Excludes System-Level Overhead.

3. Contact your Intel representative for information on the maximum byte write specification.

### EXTENDED TEMPERATURE OPERATION AC CHARACTERISTICS—Write Operations<sup>(1)</sup>

		Versions	V <sub>CC</sub> ±10%	28F008	3SA-100 <sup>(8)</sup>	1114
Sym	bol	Parameter	Notes	Min	Max	- Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time		100		ns
t <sub>PHWL</sub>	t <sub>PS</sub>	RP# High Recovery to WE# Going Low	2	1		μs
t <sub>ELWL</sub>	t <sub>CS</sub>	CE# Setup to WE# Going Low		10		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	WE# Pulse Width		40		ns
t <sub>VPWH</sub>	t <sub>VPS</sub>	V <sub>PP</sub> Setup to WE # Going High	2	100		ns
t <sub>AVWH</sub>	t <sub>AS</sub>	Address Setup to WE # Going High	3	40		ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Setup to WE # Going High	4	40		ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold from WE # High		5		ns
t <sub>WHAX</sub>	t <sub>AH</sub>	Address Hold from WE # High		5		ns
t <sub>WHEH</sub>	t <sub>CH</sub>	CE# Hold from WE# High		10		ns
t <sub>WHWL</sub>	t <sub>WPH</sub>	WE # Pulse Width High		30		ns
t <sub>WHRL</sub>		WE # High to RY/BY # Going Low			100	ns
t <sub>WHQV1</sub>		Duration of Byte Write Operation	5, 6	6		μs
t <sub>WHQV2</sub>		Duration of Block Erase Operation	5, 6	0.3		sec
twhgl		Write Recovery before Read		0		μs
t <sub>QVVL</sub>	t <sub>VPH</sub>	V <sub>PP</sub> Hold from Valid SRD, RY/BY# High	2, 6	0		ns

#### NOTES:

1. Read timing characteristics during erase and byte write operations are the same as during read-only operations. Refer to AC Characteristics for Read-Only Operations.

2. Sampled, not 100% tested.

3. Refer to Table 3 for valid  $A_{\mbox{IN}}$  for byte write or block erasure.

4. Refer to Table 3 for valid  $\mathsf{D}_{\mathsf{IN}}$  for byte write or block erasure.

5. The on-chip Write State Machine incorporates all byte write and block erase system functions and overhead of standard Intel flash memory, including byte program and verify (byte write) and block precondition, precondition verify, erase and erase verify (block erase).

6. Byte write and block erase durations are measured to completion (SR.7 = 1, RY/BY  $\# = V_{OH}$ ). V<sub>PP</sub> should be held at V<sub>PPH</sub> until determination of byte write/block erase success (SR.3/4/5 = 0)

7. See High Speed AC Input/Output Reference Waveforms and High Speed AC Testing Load Circuits for testing characteristics.

8. See AC Input/Output Reference Waveforms and AC Testing Load Circuits for testing characteristics.



# EXTENDED TEMPERATURE OPERATION BLOCK ERASE AND BYTE WRITE PERFORMANCE

Parameter		2	Unit		
Farameter	Notes	Min	Typ(1)	Max	Unit
Block Erase Time	2		1.6	10	sec
Block Write Time	2		0.6	2.1	sec
Byte Write Time			8	(Note 3)	μs

#### NOTES:

1. 25°C, 12.0 Vpp.
2. Excludes System-Level Overhead.
3. Contact your Intel representative for information on the maximum byte write specification.






Figure 11. AC Waveform for Write Operations

PRELIMINARY

29



		/ersions	٧c	c±5%	28F008	SA-85 <sup>(6)</sup>					
	v	ersions	Vcc	;±10%			28F008SA-85(7)		28F008SA-120(7)		Unit
Sym	bol	Parameter		Notes	Min	Max	Min	Max	Min	Max	
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time			85		90		120		ns
t <sub>PHEL</sub>	t <sub>PS</sub>	RP# High Recovery to CE# Going Low		2	1		1		1		μs
tWLEL	tws	WE# Setup to CE# Go Low	oing		0		0		0		ns
t <sub>ELEH</sub>	t <sub>CP</sub>	CE # Pulse Width			50		50		50		ns
t <sub>VPEH</sub>	t <sub>VPS</sub>	V <sub>PP</sub> Setup to CE # Goir High	ng	2	100		100		100		ns
t <sub>AVEH</sub>	t <sub>AS</sub>	Address Setup to CE# Going High		3	40		40		40		ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Setup to CE# Go High	ing	4	40		40		40		ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold from CE# H	igh		5		5		5		ns
t <sub>EHAX</sub>	t <sub>AH</sub>	Address Hold from CE High	#		5		5		5		ns
tEHWH	t <sub>WH</sub>	WE# Hold from CE# H	ligh		0		0		0		ns
t <sub>EHEL</sub>	t <sub>EPH</sub>	CE# Pulse Width High			25		25		25		ns
t <sub>EHRL</sub>		CE # High to RY/BY # Going Low				100		100		100	ns
t <sub>EHQV1</sub>		Duration of Byte Write Operation		5	6		6		6		μs
t <sub>EHQV2</sub>		Duration of Block Erase Operation	9	5	0.3		0.3		0.3		sec
t <sub>EHGL</sub>		Write Recovery before Read			0		0		0		μs
t <sub>QVVL</sub>	t <sub>VPH</sub>	V <sub>PP</sub> Hold from Valid SF RY/BY# High	RD,	2, 5	0		0		0		ns

# AI TERNATIVE CE #-CONTROLLED WRITES

NOTES:

1. Chip-Enable Controlled Writes: Write operations are driven by the valid combination of CE# and WE#. In systems where CE# defines the write pulsewidth (within a longer WE# timing waveform), all setup, hold and inactive WE# times should be measured relative to the CE# waveform.

2. Sampled, not 100% tested.

 Refer to Table 3 for valid A<sub>IN</sub> for byte write or block erasure.
Refer to Table 3 for valid D<sub>IN</sub> for byte write or block erasure.
Byte write and block erase durations are measured to completion (SR.7 = 1, RY/BY# = V<sub>OH</sub>). V<sub>PP</sub> should be held at  $V_{PPH}$  until determination of byte write/block erase success (SR.3/4/5 = 0) 6. See High Speed AC Input/Output Reference Waveforms and High Speed AC Testing Load Circuits for testing characteris-

tics. 7. See AC Input/Output Reference Waveforms and AC Testing Load Circuits for testing characteristics.

PRELIMINARY

30

# intel

### EXTENDED TEMPERATURE OPERATION ALTERNATIVE CE #-CONTROLLED WRITES

		Versions	v <sub>cc</sub> ±	10%	28F008S	SA-100 <sup>(7)</sup>	
Sym	bol	Parameter	1	Notes	Min	Max	— Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time			100		ns
t <sub>PHEL</sub>	t <sub>PS</sub>	RP# High Recovery to CE# Going Low		2	1		μs
t <sub>WLEL</sub>	t <sub>WS</sub>	WE# Setup to CE# Going Low			0		ns
t <sub>ELEH</sub>	t <sub>CP</sub>	CE # Pulse Width			50		ns
t <sub>VPEH</sub>	t <sub>VPS</sub>	V <sub>PP</sub> Setup to CE # Going High		2	100		ns
t <sub>AVEH</sub>	t <sub>AS</sub>	Address Setup to CE # Going High		3	40		ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Setup to CE # Going High		4	40		ns
t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold from CE# High			5		ns
t <sub>EHAX</sub>	t <sub>AH</sub>	Address Hold from CE # High			5		ns
t <sub>EHWH</sub>	t <sub>WH</sub>	WE# Hold from CE# High			0		ns
t <sub>EHEL</sub>	t <sub>EPH</sub>	CE # Pulse Width High			25		ns
t <sub>EHRL</sub>		CE # High to RY/BY # Going Low				100	ns
t <sub>EHQV1</sub>		Duration of Byte Write Operation		5	6		μs
t <sub>EHQV2</sub>		Duration of Block Erase Operation		5	0.3		sec
t <sub>EHGL</sub>		Write Recovery before Read			0		μs
t <sub>QVVL</sub>	t <sub>VPH</sub>	V <sub>PP</sub> Hold from Valid SRD, RY/BY# High		2, 5	0		ns

#### NOTES:

1. Chip-Enable Controlled Writes: Write operations are driven by the valid combination of CE# and WE#. In systems where CE# defines the write pulsewidth (within a longer WE# timing waveform), all setup, hold and inactive WE# times should be measured relative to the CE# waveform.

2. Sampled, not 100% tested.

3. Refer to Table 3 for valid  $A_{\text{IN}}$  for byte write or block erasure.

4. Refer to Table 3 for valid DIN for byte write or block erasure.

5. Byte write and block erase durations are measured to completion (SR.7 = 1, RY/BY  $\# = V_{OH}$ ). V<sub>PP</sub> should be held at V<sub>PPH</sub> until determination of byte write/block erase success (SR.3/4/5 = 0)

6. See High Speed AC Input/Output Reference Waveforms and High Speed AC Testing Load Circuits for testing characteristics.

7. See AC Input/Output Reference Waveforms and AC Testing Load Circuits for testing characteristics.







Figure 12. Alternate AC Waveform for Write Operations

32

# **ORDERING INFORMATION**



## ADDITIONAL INFORMATION

	28F008SA-L Datasheet	Order Number 290435
	"28F008SA 8-Mbit (1-Mbit x 8) Flash Memory SmartDie™ Product Specification"	271296
AP-359	"28F008SA Hardware Interfacing"	292094
AP-360	"28F008SA Software Drivers"	292095
AP-364	"28F008SA Automation and Algorithms"	292099
ER-27	"The Intel 28F008SA Flash Memory"	294011
ER-28	"ETOX™ III Flash Memory Technology"	290412

### **REVISION HISTORY**

Number	Description
002	Revised from <b>Advanced Information</b> to <b>Preliminary</b> Modified Erase Suspend Flowchart Removed -90 speed bin Integrated -90 characteristics into -85 speed bin Combined $V_{PP}$ Standby current and $V_{PP}$ Read current into one $V_{PP}$ Standby current spec with two test conditions (DC Characteristics table) Lowered $V_{LKO}$ from <b>2.2V</b> to <b>2.0V</b> .
004	<b>PWD</b> renamed to <b>RP</b> # for JEDEC standardization compatibility. Changed I <sub>PPS</sub> Standby current spec from $\pm$ <b>10</b> $\mu$ <b>A</b> to $\pm$ <b>15</b> $\mu$ <b>A</b> in DC Characteristics table.
005	Added Extended Temperature Specs for 28F008SA Added I <sub>PPR</sub> Spec Corrected I <sub>PPS</sub> Spec Type Added V <sub>OHZ</sub> (Output High Voltage—CMOS) Spec Added Byte Write Time Spec