# $\pm 15 k V$ ESD-Protected, Single/Dual/Octal, CMOS Switch Debouncers 

## General Description

The MAX6816/MAX6817/MAX6818 are single, dual, and octal switch debouncers that provide clean interfacing of mechanical switches to digital systems. They accept one or more bouncing inputs from a mechanical switch and produce a clean digital output after a short, preset qualification delay. Both the switch opening bounce and the switch closing bounce are removed. Robust switch inputs handle $\pm 25 \mathrm{~V}$ levels and are $\pm 15 \mathrm{kV}$ ESDprotected for use in harsh industrial environments. They feature single-supply operation from +2.7 V to +5.5 V . Undervoltage lockout circuitry ensures the output is in the correct state upon power-up.
The single MAX6816 and dual MAX6817 are offered in SOT packages and require no external components. Their low supply current makes them ideal for use in portable equipment.
The MAX6818 octal switch debouncer is designed for data-bus interfacing. The MAX6818 monitors switches and provides a switch change-of-state output $(\overline{\mathrm{CH}})$, simplifying microprocessor ( $\mu \mathrm{P}$ ) polling and interrupts. Additionally, the MAX6818 has three-state outputs controlled by an enable ( $\overline{\mathrm{EN}}$ ) pin, and is pin-compatible with the LS573 octal latch (except for the $\overline{\mathrm{CH}}$ pin), allowing easy interfacing to a digital data bus.

|  |  |
| :--- | :--- |
| $\mu$ P Switch Interfacing | Applications |
| Industrial Instruments |  |
| PC-Based Instruments |  |
| Portable Instruments |  |
| Automotive Applications |  |
| Membrane Keypads |  |

Typical Operating Circuit


Features

- Robust Inputs can Exceed Power Supplies up to $\pm 25 \mathrm{~V}$
- ESD Protection for Input Pins $\pm 15 k V$ —Human Body Model $\pm 8 \mathrm{kV}$ —IEC 1000-4-2, Contact Discharge $\pm 15 k V$ —IEC 1000-4-2, Air-Gap Discharge
- Small SOT Packages (4 and 6 pins)
- Single-Supply Operation from +2.7V to +5.5V
- Single (MAX6816), Dual (MAX6817), and Octal (MAX6818) Versions Available
- No External Components Required
- $6 \mu \mathrm{~A}$ Supply Current
- Three-State Outputs for Directly Interfacing Switches to $\mu \mathrm{P}$ Data Bus (MAX6818)
- Switch Change-of-State Output Simplifies Polling and Interrupts (MAX6818)
- Pin-Compatible with 'LS573 (MAX6818)

Ordering Information

| PART | TEMP RANGE | PIN- <br> PACKAGE | SOT <br> TOP MARK |
| :--- | :--- | :--- | :---: |
| MAX6816EUS-T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 4 SOT143 | KABA |
| MAX6817EUT-T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 6 SOT23-6 | AAAU |
| MAX6818EAP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 SSOP | - |

Note: There is a minimum order increment of 2500 pieces for SOT packages.
Devices are available in both leaded and lead-free packaging. Specify lead-free by replacing " $-T$ " with " $+T$ " when ordering.

Pin Configurations


## 土15kV ESD-Protected, Single/Dual/Octal, CMOS Switch Debouncers

## ABSOLUTE MAXIMUM RATINGS

Voltage (with respect to GND)

| VCC. | -0.3V to +6V |
| :---: | :---: |
| IN_ (Switch Inputs). | -30V to +30V |
| EN. | ...-0.3V to +6V |
| OUT_, $\overline{\mathrm{CH}}$ | .-0.3V to ( $\left.\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$ |
| OUT Short-Circuit Dura |  |
| (One or Two Outputs | .Continuous |

Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$
4-Pin SOT143 (derate $4.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).......... 320 mW 6 -Pin SOT23 (derate $8.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )............ 691 mW 20-Pin SSOP (derate $8.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ........... 640 mW Operating Temperature Range ........................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Storage Temperature Range ............................. $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ Lead Temperature (soldering, 10s) .................................. $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)($ Note 1$)$


Note 1: MAX6816 and MAX6817 production testing is done at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$; over-temperature limits are guaranteed by design.

## 土15kV ESD-Protected, Single/Dual/Octal, CMOS Switch Debouncers

Typical Operating Characteristics
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


OUTPUT LOGIC LEVEL
vs. SUPPLY VOLTAGE

debounce delay period vs. TEMPERATURE


MAX6818 EN INPUT LOGIC THRESHOLD vs. SUPPLY VOLTAGE


Vcc UNDERVOLTAGE LOCKOUT vs. TEMPERATURE


## 土15kV ESD-Protected, Single/Dual/Octal, CMOS Switch Debouncers

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| MAX6816 | MAX6817 | MAX6818 |  |  |
| 1 | 2 | 10 | GND | Ground |
| 2 | - | - | IN | Switch Input |
| - | 1,3 | - | IN1, IN2 | Switch Inputs |
| - | - | 2-9 | IN1-IN8 | Switch Inputs |
| 3 | - | - | OUT | CMOS Debounced Output |
| - | 4, 6 | - | OUT2, OUT1 | CMOS Debounced Outputs |
| - | - | 12-19 | OUT8-OUT1 | CMOS Debounced Outputs |
| 4 | 5 | 20 | VCC | +2.7V to +5.5V Supply Voltage |
| - | - | 1 | $\overline{\mathrm{EN}}$ | Active-Low, Three-State Enable Input for outputs. Resets $\overline{\mathrm{CH}}$. Tie to GND to "always enable" outputs. |
| - | - | 11 | $\overline{\mathrm{CH}}$ | Change-of-State Output. Goes low on switch input change of state. Resets on EN. Leave unconnected if not used. |



Figure 1. Block Diagram

## Detailed Description

## Theory of Operation

The MAX6816/MAX6817/MAX6818 are designed to eliminate the extraneous level changes that result from interfacing with mechanical switches (switch bounce). Virtually all mechanical switches bounce upon opening or closing. These switch debouncers remove bounce when a switch opens or closes by requiring that sequentially clocked inputs remain in the same state for a number of sampling periods. The output does not change until the input is stable for a duration of 40 ms .
The circuit block diagram (Figure 1) shows the functional blocks consisting of an on-chip oscillator, counter, exclusive-NOR gate, and D flip-flop. When the
input does not equal the output, the XNOR gate issues a counter reset. When the switch input state is stable for the full qualification period, the counter clocks the flip-flop, updating the output. Figure 2 shows the typical opening and closing switch debounce operation. On the MAX6818, the change output $(\overline{\mathrm{CH}})$ is updated simultaneously with the switch outputs.

## Undervoltage Lockout

The undervoltage lockout circuitry ensures that the outputs are at the correct state on power-up. While the supply voltage is below the undervoltage threshold (typically 1.9 V ), the debounce circuitry remains transparent. Switch states are present at the logic outputs without delay.

## $\pm 15 k V$ ESD-Protected, Single/Dual/Octal, CMOS Switch Debouncers



Figure 2. Input Characteristics


Figure 3. Switch Input $\pm 25 \mathrm{~V}$ Fault Tolerance
Robust Switch Inputs
The switch inputs on the MAX6816/MAX6817/MAX6818 have overvoltage clamping diodes to protect against damaging fault conditions. Switch input voltages can safely swing $\pm 25 \mathrm{~V}$ to ground (Figure 3). Proprietary ESD-protection structures protect against high ESD encountered in harsh industrial environments, membrane keypads, and portable applications. They are designed to withstand $\pm 15 \mathrm{kV}$ per the IEC1000-4-2 Air Gap Discharge Test and $\pm 8 \mathrm{kV}$ per the IEC1000-4-2 Contact Discharge Test.
Since there are $63 \mathrm{k} \Omega$ (typical) pull-up resistors connected to each input, driving an input to -25 V will draw


Figure 4. MAX6818 $\mu$ P-Interface Timing Diagram


Figure 5. MAX6818 Typical $\mu$ P Interfacing Circuit
approximately 0.5 mA (up to 4 mA for eight inputs) from the VCC supply. Driving an input to +25 V will cause approximately 0.32 mA of current (up to 2.6 mA for eight inputs) to flow back into the VCC supply. If the total system $V_{C C}$ supply current is less than the current flowing back into the VCC supply, VCC will rise above normal levels. In some low-current systems, a zener diode on $V_{C C}$ may be required.

## 土15kV ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The MAX6816/MAX6817/MAX6818 have extra protection against static electricity. Maxim's engineers have developed state-of-the-art structures to protect against ESD of $\pm 15 \mathrm{kV}$ at the switch inputs without

## 土15kV ESD-Protected, Single/Dual/Octal, CMOS Switch Debouncers



Figure 6a. Human Body ESD Test Model


Figure 6b. Human Body Current Waveform
damage. The ESD structures withstand high ESD in all states: normal operation, shutdown, and powered down. After an ESD event, the MAX6816/MAX6817/ MAX6818 keep working without latchup, whereas other solutions can latch and must be powered down to remove latchup.
ESD protection can be tested in various ways; these products are characterized for protection to the following limits:

1) $\pm 15 \mathrm{kV}$ using the Human Body Model
2) $\pm 8 \mathrm{kV}$ using the Contact-Discharge method specified in IEC1000-4-2
3) $\pm 15 \mathrm{kV}$ using IEC1000-4-2's Air-Gap method.

ESD Test Conditions
ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.


Figure 7a. IEC1000-4-2 ESD Test Model


Figure 7b. IEC1000-4-2 ESD Generator Current Waveform

## Human Body Model

Figure 6a shows the Human Body Model and Figure 6b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100 pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a $1.5 \mathrm{k} \Omega$ resistor.

IEC1000-4-2
The IEC1000-4-2 standard covers ESD testing and performance of finished equipment; it does not specifically refer to integrated circuits. The MAX6816/ MAX6817/MAX6818 help you design equipment that

# $\pm 15 k V$ ESD-Protected, Single/Dual/Octal, CMOS Switch Debouncers 

meets Level 4 (the highest level) of IEC1000-4-2, without the need for additional ESD-protection components.
The major difference between tests done using the Human Body Model and IEC1000-4-2 is higher peak current in IEC1000-4-2, because series resistance is lower in the IEC1000-4-2 model. Hence, the ESD withstand voltage measured to IEC1000-4-2 is generally lower than that measured using the Human Body Model. Figure 7a shows the IEC1000-4-2 model and Figure 7b shows the current waveform for the 8 kV , IEC1000-4-2, Level 4, ESD Contact-Discharge test.
The Air-Gap test involves approaching the device with a charged probe. The Contact-Discharge method connects the probe to the device before the probe is energized.

Machine Model

The Machine Model for ESD tests all pins using a 200pF storage capacitor and zero discharge resistance. Its objective is to emulate the stress caused by contact that occurs with handling and assembly during manufacturing.

MAX6818 $\boldsymbol{\mu}$ P Interfacing
The MAX6818 has an output enable ( $\overline{\mathrm{EN}}$ ) input that allows switch outputs to be three-stated on the $\mu \mathrm{P}$ data bus until polled by the $\mu \mathrm{P}$. Also, state changes at the switch inputs are detected, and an output $(\overline{\mathrm{CH}})$ goes low after the debounce period to signal the $\mu \mathrm{P}$. Figure 4 shows the timing diagram for enabling outputs and reading data. If the output enable is not used, tie EN to GND to "always enable" the switch outputs. If $\overline{\mathrm{EN}}$ is low, $\overline{\mathrm{CH}}$ is always high. If a change of state is not required, leave $\overline{\mathrm{CH}}$ unconnected.


MAX6816 TRANSISTOR COUNT: 284
MAX6817 TRANSISTOR COUNT: 497
MAX6818 TRANSISTOR COUNT: 2130
SUBSTRATE CONNECTED TO GND

## ¥15kV ESD-Protected, Single/Dual/Octal, CMOS Switch Debouncers

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


## 土15kV ESD-Protected, Single/Dual/Octal, CMOS Switch Debouncers

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


## 土15kV ESD-Protected, Single/Dual/Octal, CMOS Switch Debouncers

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


|  | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |
| A | 0.068 | 0.078 | 1.73 | 1.99 |  |
| A1 | 0.002 | 0.008 | 0.05 | 0.21 |  |
| B | 0.010 | 0.015 | 0.25 | 0.38 |  |
| C | 0.004 | 0.008 | 0.09 | 0.20 |  |
| D | SEE VARIATIONS |  |  |  |  |
| E | 0.205 | 0.212 | 5.20 |  | 5.38 |
| e | 0.0256 BSC | 0.65 BSC |  |  |  |
| H | 0.301 | 0.311 | 7.65 | 7.90 |  |
| L | 0.025 | 0.037 | 0.63 | 0.95 |  |
| a | $0 \infty$ | $8 \infty$ | $0 \infty$ | $8 \infty$ |  |



NOTES:

1. D\&E DO NOT INCLUDE MOLD FLASH.
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED . 15 MM (.006").
3. CONTROLLING DIMENSION: MILLIMETERS.
4. MEETS JEDEC MO150.
5. LEADS TO BE COPLANAR WITHIN 0.10 MM .

|  |  |  |  |
| :---: | :---: | :---: | :---: |
| TTTLE: |  |  |  |
| PACKAGE OUTLINE, SSOP, 5.3 MM |  |  |  |
| APPROVAL | 21-0056 | c | $1 / 1$ |

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

