
# LH28F020SU-N

## 2M (256K × 8) Flash Memory

## FEATURES

- 256K × 8 Bit Configuration
- 5 V Write/Erase Operation (5 V V<sub>PP</sub>)
  - No Requirement for DC/DC Converter to Write Erase
- 80 ns Maximum Access Time
- 16 Independently Lockable Blocks (16K)
- 100,000 Erase Cycles per Block
- Automated Byte Write/Block Erase
  - Command User Interface
  - Status Register
- System Performance Enhancement
  - Erase Suspend for Read
  - Two-Byte Write
  - Full Chip Erase
- Data Protection
  - Hardware Erase/Write Lockout during Power Transitions
  - Software Erase/Write Lockout
- Independently Lockable for Write/Erase on Each Block (Lock Block and Protect Set/Reset)
- 5 μA (TYP.) I<sub>CC</sub> in CMOS Standby
- State-of-the-Art 0.55 µm ETOX<sup>™</sup> Flash Technology
- Packages
  - 32-Pin, 525 mil. SOP Package
  - 32-Pin, 1.2 mm × 8 mm × 20 mm
     TSOP (Type I) Package








Figure 2. SOP Configuration




Figure 3. LH28F020SU-N Block Diagram

## **PIN DESCRIPTION**

SYMBOL	TYPE	NAME AND FUNCTION
A <sub>0</sub> - A <sub>13</sub>	INPUT	<b>BYTE-SELECT ADDRESSES</b> : Select a byte within one 16K block. These addresses are latched during Data Writes.
A <sub>14</sub> - A <sub>17</sub>	INPUT	<b>BLOCK-SELECT ADDRESSES</b> : Select 1 of 16 Erase Blocks. These addresses are latched during Data Writes, Erase and Lock-Block operations.
DQ <sub>0</sub> - DQ <sub>7</sub>	INPUT/OUTPUT	<b>DATA INPUT/OUTPUT:</b> Inputs data and commands during CUI write cycles. Outputs array, buffer, identifier or status data in the appropriate Read mode. Floated when the chip is de-selected or the outputs are disabled.
CE	INPUT	<b>CHIP ENABLE INPUTS</b> : Activate the device's control logic, input buffers, decoders and sense amplifiers. $\overline{CE}$ must be low to select the device.
ŌĒ	INPUT	<b>OUTPUT ENABLE</b> : Gates device data through the output buffers when low. The outputs float to tri-state off when $\overline{OE}$ is high.
WE	INPUT	<b>WRITE ENABLE:</b> Controls access to the CUI, Page Buffers, Data Queue Registers and Address Queue Latches. $\overline{\text{WE}}$ is active low, and latches both address and data (command or array) on its rising edge.
V <sub>PP</sub>	SUPPLY	<b>ERASE/WRITE POWER SUPPLY (5.0 V ±0.5 V)</b> : For erasing memory array blocks or writing words/bytes/pages into the flash array.
V <sub>CC</sub>	SUPPLY	DEVICE POWER SUPPLY (5.0 V ±0.5 V): Do not leave any power pins floating.
GND	SUPPLY	GROUND FOR ALL INTERNAL CIRCUITRY: Do not leave any ground pins floating.

## INTRODUCTION

Sharp's LH28F020SU-N 2M Flash Memory is a revolutionary architecture which enables the design of truly mobile, high performance, personal computing and communication products. With innovative capabilities, 5.0V single voltage operations and very high read/write performance, the LH28F020SU-N is also the ideal choice for designing embedded mass storage flash memory systems.

The LH28F020SU-N is a very high density, highest performance non-volatile read/write solution for solidstate storage applications. Its independently lockable 16 symmetrical blocked architecture (16K each) extended cycling, low power operation, very fast write and read performance and selective block locking provide a highly flexible memory component suitable for high density memory cards, Resident Flash Arrays and PCMCIA-ATA Flash Drives. The LH28F020SU-N single voltage power supply operation enables the design of memory cards which can be read/written in 5.0 V systems. Its x8 architecture allows the optimization of memory to processor interface. The flexible block locking option enables bundling of executable application software in a Resident Flash Array or memory card. Manufactured on Sharp's 0.55 µm ETOX™ process technology, the LH28F020SU-N is the most costeffective, high density 5.0 V flash memory.

## Description

The LH28F020SU-N is a high performance 2M (2,097,152 bit) block erasable non-volatile random access memory organized as  $256K \times 8$ . The LH28F020SU-N includes sixteen 16K (16,384) blocks. A chip memory map is shown in Figure 4.

The implementation of a new architecture, with many enhanced features, will improve the device operating characteristics and results in greater product reliability and ease of use.

Among the significant enhancements of the LH28F020SU-N80:

- 5 V Read, Write/Erase Operation (5 V V<sub>CC</sub>, 5.0 V V<sub>PP</sub>)
- Lower Power Capability
- Improved Write Performance
- Dedicated Block Write/Erase Protection
- Command-Controlled Memory Protection Set/Reset Capability

The LH28F020SU-N will be available in a 32-pin, 525 mil. SOP package. This form factor and pinout allow for very high board layout densities.

The LH28F020SU-N will be available in a 32-pin, 1.2 mm thick, 8 mm  $\times$  20 mm TSOP (Type I) package. This form factor and pinout allow for very high board layout densities.

A Command User Interface (CUI) serves as the system interface between the microprocessor or microcontroller and the internal memory operation.

Internal Algorithm Automation allows Byte Writes and Block Erase operations to be executed using a Two-Write command sequence to the CUI in the same way as the LH28F008SA 8M Flash memory.

A Superset of commands have been added to the basic LH28F008SA command-set to achieve higher write performance and provide additional capabilities. These new commands and features include:

- Software Locking of Memory Blocks
- Memory Protection Set/Reset Capability
- Two-Byte Serial Writes in 8-bit Systems
- Erase All Unlocked Blocks

Writing of memory data is performed typically within 13  $\mu$ s. A Block Erase operation erases one of the 16 blocks in typically 0.6 seconds, independent of the other blocks.

LH28F020SU-N allows to erase all unlocked blocks. It is desirable in case you have to implement Erase operation maximum 16 times.

LH28F020SU-N enables two-byte serial Write which is operated by three times command input. This feature can improve system write performance by up to typically 10  $\mu$ s per byte.

All operations are started by a sequence of Write commands to the device. Status Register (described in detail later) provide information on the progress of the requested operation.

Same as the LH28F008SA, LH28F020SU-N requires an operation to complete before the next operation can be requested, also it allows to suspend block erase to read data from any other block, and allow to resume erase operation.

The LH28F020SU-N provides user-selectable block locking to protect code or data such as Device Drivers, PCMCIA card information, ROM-Executable OS or Application Code. Each block has an associated non-volatile lock-bit which determines the lock status of the block. In addition, the LH28F020SU-N has a software controlled master Write Protect circuit which prevents any modifications to memory blocks whose lock-bits are set. When the device power-up, Write Protect Set/ Confirm command must be written. Otherwise, all lock bits in the device remain being locked, can't perform the Write to each block and single Block Erase. Write Protect Set/Confirm command must be written to reflect the actual lock status. However, when the device power-on, Erase All Unlocked Blocks can be used. If used, Erase is performed with reflecting actual lock status, and after that Write and Block Erase can be used.

The LH28F020SU-N contains Status Register to accomplish various functions:

 A Compatible Status Register (CSR) which is 100% compatible with the LH28F008SA Flash memory's Status Register. This register, when used alone, provides a straightforward upgrade capability to the LH28F020SU-N from a LH28F008SA based design.

The LH28F020SU-N is specified for a maximum access time of 80 ns ( $t_{ACC}$ ) at 5 V operation (4.5 to 5.5 V) over the commercial temperature range (0 to +70°C).

The LH28F020SU-N incorporates an Automatic Power Saving (APS) feature which substantially reduces the active current when the device is in static mode of operation (addresses not switching).

In APS mode, the typical I<sub>CC</sub> current is 2 mA at 5.0 V.

A chip reset mode of operation is enabled when  $\overline{CE}$ ,  $\overline{WE}$  and  $\overline{OE}$  hold low more than 5 µs. In this mode, all operations are aborted, WSM is reset and CSR register is cleared. If  $\overline{CE}$  and or  $\overline{WE}$  and or  $\overline{OE}$  and or goes high, chip reset mode will be finished. It needs more than 500 ns from one of the  $\overline{CE}$ ,  $\overline{WE}$  or  $\overline{OE}$  goes high until output data are valid.

A CMOS Standby mode of operations is enabled when  $\overline{CE}$  transitions high will all input control pins at CMOS levels. In this mode, the device draws an I<sub>CC</sub> standby current of 10 µA.

Δ

#### **MEMORY MAP**

FH 00H	16KB BLOCK	15
	16KB BLOCK	14
	16KB BLOCK	13
	16KB BLOCK	12
	16KB BLOCK	11
	16KB BLOCK	10
	16KB BLOCK	9
	16KB BLOCK	8
	16KB BLOCK	7
	16KB BLOCK	6
	16KB BLOCK	5
	16KB BLOCK	4
	16KB BLOCK	3
	16KB BLOCK	2
	16KB BLOCK	1
	16KB BLOCK	0

28F020SUN80-3

Figure	4.	Chip	Memory	Мар
--------	----	------	--------	-----

#### **BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS**

### **Bus Operations**

MODE	CE	ŌĒ	WE	A <sub>0</sub>	DQ <sub>0-7</sub>	NOTE
Read	V <sub>IL</sub>	$V_{IL}$	$V_{\rm IH}$	Х	D <sub>OUT</sub>	1
Output Disable	$V_{\rm IL}$	$V_{\rm IH}$	$V_{\rm IH}$	Х	High-Z	1
Standby	V <sub>IH</sub>	Х	Х	Х	High-Z	1
Manufacturer ID	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	B0H	2
Device ID	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	ID	2
Write	$V_{\rm IL}$	V <sub>IH</sub>	$V_{\rm IL}$	Х	D <sub>IN</sub>	1, 3

#### NOTES:

- X can be V<sub>IH</sub> or V<sub>IL</sub> for address or control pins, which is either V<sub>OL</sub> or V<sub>OH</sub>.
   A<sub>0</sub> at V<sub>IL</sub> provide manufacturer ID codes. A<sub>0</sub> at V<sub>IH</sub> provide device ID codes. Device ID Code = 30H. All other addresses are set to zero.
- 3. Commands for different Erase operations, Data Write operations of Lock-Block operations can only be successfully completed when  $V_{PP} = V_{PPH}$ .

#### LH28F008SA - Compatible Mode Command Bus Definitions

COMMAND	FIRST BUS CYCLE			SEC	NOTE		
COMMAND	OPER.	ADDRESS	DATA	OPER.	ADDRESS	DATA	NOTE
Read Array	Write	Х	FFH	Read	AA	AD	
Intelligent Identifier	Write	Х	90H	Read	IA	ID	1
Read Compatible Status Register	Write	х	70H	Read	х	CSRD	2
Clear Status Register	Write	Х	50H				3
Byte Write	Write	Х	40H	Write	WA	WD	
Alternate Byte Write	Write	Х	10H	Write	WA	WD	
Block Erase/Confirm	Write	Х	20H	Write	BA	D0H	4
Erase Suspend/Resume	Write	Х	B0H	Write	Х	D0H	4

#### ADDRESS

AA = Array Address BA = Block Address IA = Identifier Address WA = Write Address X = Don't Care DATA AD = Array Data CSRD = CSR Data ID = Identifier Data WD = Write Data

#### NOTES:

1. Following the intelligent identifier command, two Read operations access the manufacturer and device signature codes.

2. The CSR is automatically available after device enters Data Write, Erase or Suspend operations.

3. Clears CSR.3, CSR.4, and CSR.5. See Status register definitions.

4. While device performs Block Erase, if you issue Erase Suspend command (B0H), be sure to confirm ESS (Erase-Suspend-Status) is set to 1 on compatible status register. In the case, ESS bit was not set to 1, also completed the Erase (ESS = 0, WSMS = 1), be sure to issue Resume command (D0H) after completed next Erase command. Beside, when the Erase Suspend command is issued, while the device is not in Erase, be sure to issue Resume command (D0H) after the next erase completed.

#### LH28F020SUT-N Performance Enhancement Command Bus Definitions

COMMAND	FIRST	BUS C	YCLE	SECO	DND BU	S CYCLE	THI	RD BUS	CYCLE	NOTE
COMMAND	OPER.	ADD.	DATA	OPER.	ADD.	DATA	OPER.	ADD.	DATA	NOTE
Protect Set/Confirm	Write	Х	57H	Write	0FFH	D0H				1, 2, 6
Protect Reset/Confirm	Write	х	47H	Write	0FFH	D0H				3, 6
Lock Block/Confirm	Write	Х	77H	Write	BA	D0H				1, 2, 4
Erase All Unlocked Blocks	Write	х	A7H	Write	х	D0H				1, 2
Two-Byte Write	Write	Х	FBH	Write	A0	WD (L, H)	Write	WA	WD (H, L)	1, 2, 5

#### ADDRESS

#### DATA

BA = Block Address AD = Array Data WA = Write Address WD (L, H) = Write Data (Low, High) X = Don't Care

WD (H, L) = Write Data (High, Low)

#### NOTES:

- 1. After initial device power-up, or chip reset is completed, the block lock status bits default to the locked state independent of the data in the corresponding lock bits. In order to upload the lock bit status, it requires to write Protect Set/Confirm command.
- 2. To reflect the actual lock-bit status, the Protect Set/Confirm command must be written after Lock Block/Confirm command.
- 3. When Protect Reset/Confirm command is written, all blocks can be written and erased regardless of the state of the lock-bits.
- 4. The Lock Block/Confirm command must be written after Protect Reset/Confirm command was written.
- 5. A<sub>0</sub> is automatically complemented to load second byte of data A<sub>0</sub> value determines which WD is supplied first: A<sub>0</sub> = 0 looks at the WDL,  $A_0 = 1$  looks at the WDH.
- 6. Second bus cycle address of Protect Set/Confirm and Protect Reset/Confirm command is 0FFH. Specifically A<sub>9</sub> A<sub>8</sub> = 0, A<sub>7</sub> A<sub>0</sub> = 1, others are don't care.

## **Compatible Status Register**

WSMS	ESS	ES	DWS	VPPS	R	R	R
7	6	5	4	3	2	1	0

CSR.7 = W	RITE STATE MACHINE STATUS (WSMS)
1	= Ready
0	= Busy

- CSR.6 = ERASE-SUSPEND STATUS (ESS) 1 = Erase Suspended 0 = Erase in Progress/Completed
- CSR.5 = ERASE STATUS (ES) 1 = Error in Block Erasure 0 = Successful Block Erase CSR.4 = DATA-WRITE STATUS (DWS)
  - 1 = Error in Data Write 0 = Data Write Successful
- $CSR.3 = V_{PP} STATUS (VPPS)$ 1 = V<sub>PP</sub> Low Detect, Operation Abort  $0 = V_{PP} OK$

#### NOTES:

- 1. WSMS bit must be checked to determine completion of an operation (Erase Suspend, Erase or Data Write) before the appropriate Status bit (ESS, ES or DWS) is checked for success.
- 2. If DWS and ES are set to '1' during an erase attempt, an improper command sequence was entered. Clear the CSR and attempt the operation again.
- 3. The VPPS bit, unlike an A/D converter, does not provide continuous indication of  $\mathsf{V}_{\mathsf{PP}}$  level. The WSM interrogates VPP's level only after the Data-Write or Erase command sequences have been entered, and informs the system if VPP has not been switched on. VPPS is not guaranteed to report accurate feedback between VPPL and VPPH.
- 4. CSR.2 CSR.0 = Reserved for future enhancements. These bits are reserved for future use and should be masked out when polling the CSR.

#### 2M FLASH MEMORY SOFTWARE ALGORITHMS

#### Overview

With the advanced Command User Interface, its Performance Enhancement commands and Status Registers, the software code required to perform a given operation may become more intensive but it will result in much higher write/erase performance compared with current flash memory architectures.

The software flow charts describing how a given operation proceeds are shown here Figure 5 through Figure 7 depict flowcharts using the second generation flash device in the LH28F008SA compatible mode. Figure 8 through Figure 14 depict flowcharts using the second generation flash device's performance enhancement commands mode.

When the device power-up or reset is completed, all blocks come up locked. Therefore, Byte Write, Two Byte Serial Write and Block Erase cannot be performed in each block. However, at that time, Erase All Unlocked Block is performed normally, if used, and reflect actual lock status, also the unlocked block data is erased. When the device power-up or reset is completed, Set Write Protect command must be written to reflect actual block lock status. Reset Write Protect command must be written before Write Block Lock command. To reflect actual block lock status, Set Write Protect command is succeeded.


The Compatible Status Register (CSR) is used to determine which blocks are locked. In order to see Lock Status of certain block, a Byte Write command (WA = Block Address, WD = FFH) is written to the CUI, after issuing Set Write Protect command. If CSR.7, CSR.5, and CSR.4 (WSMS, ES and DWS) are set to '1's, the block is locked. If CSR.7 is set to '1', the block is not locked.

Reset Write Protect command enables Write/Erase operation to each block.

In the case of Block Erase is performed, the block lock information is also erased. Block Lock command and Set Write Protect command must be written to prohibit Write/Erase operation to each block.

There are unassigned commands. It is not recommended that the customer use any command other than the valid commands specified in "Command Bus Definitions". Sharp reserves the right to redefine these codes for future functions.


## 2M Flash Memory Algorithm Flowcharts





CLEAR CSRD RETRY/ERROR RECOVERY

28F020SUN80-4




BUS OPERATION	COMMAND	COMMENTS
Write	Block Erase	D = 20H A = X
Write	Confirm	D = D0H A = BA
Read		Q = CSRD Toggle CE or OE to update CSRD. $A = X$
Standby		Check CSR.7 1 = WSM Ready 0 = WSM Busy

or after a sequence of Block Erasures. Write FFH after the last operation to reset

device to read array mode.

See Command Bus Cycle notes for description of codes.

#### **CSR FULL STATUS CHECK PROCEDURE**



BUS OPERATION	COMMAND	COMMENTS
Standby		Check CSR.4, 5 1 = Erase Error 0 = Erase Successful Both 1 = Command Sequence Error
Standby		Check CSR.3 1 = $V_{PP}$ Low Detect 0 = $V_{PP}$ OK
CSR.3, 4, 5 should are initiated.	d be cleared, if se	et, before further attempts

28F020SUN80-5

Figure 6. Block Erase with Compatible Status Register

10





Figure 7. Erase Suspend to Read Array with Compatible Status Register



BUS OPERATION	COMMAND	COMMENTS
Read		Q = CS <u>RD</u> Toggle CE or OE to update CSRD. 1 = WSM Ready 0 = WSM Busy
Write	Reset Write Protect	After Write D = $47H A = X$ , Write D = D0H A = 0FFH
Read		Q = CSRD Toggle CE or OE to update CSRD. $1 = WSM Ready$ $0 = WSM Busy$
Write	Lock Block	D = 77H A = X
Write	Confirm	D = D0H A = BA
Read		$Q = CSRD$ Toggle CE or $\overline{OE}$ to update CSRD. $1 = WSM Ready$ $0 = WSM Busy$
Write	Set Write Protect	After Write D = $57H A = X$ , Write D = D0H A = $0FFH$

#### NOTE:

See CSR Full Status Check for Data-Write operation.

If CSR.4, 5 is set, as it is command sequence error, should be cleared before further attempts are initiated. Write FFH after the last operation to reset device to read array mode.

See Command Bus Definitions for description of codes.

28F020SUN80-7








Figure 9. Updating Data in a Locked Block



BUS OPERATION	COMMAND	COMMENTS	
Read		$Q = CSRD$ Toggle CE or $\overline{OE}$ to update CSRD. $1 = WSM Ready$ $0 = WSM Busy$	
Write	2-Byte Write	D = FBH A = X	
Write		$D = WD$ $A_0 = 0 \text{ loads low byte}$ of Data Register. $A_0 = 1 \text{ loads high byte}$ of Data Register. Other Addresses = X	
Write		D = WD A = WA Internally, $A_0$ is automatically complemented to load the alternate byte location of the Data Register.	
Read		Q = CS <u>RD</u> Toggle CE or OE to update CSRD. 1 = WSM Ready 0 = WSM Busy	
should be cle CSR Full Sta or after a sec Write FFH af array mode.	eared before fu tus Check can juence of 2-Byt ter the last ope	mmand sequence error, rther attempts are initiated. be done after each 2-Byte Write, e Writes. ration to reset device to read otes for description of codes.	
			28F020SUN

Figure 10. Two-Byte Serial Writes with Compatible Status Registers




BUS OPERATION	COMMAND	COMMENTS
Write	Erase All Unlocked Blocks	D = A7H A = X
Write	Confirm	D = D0H A = X
Read		$Q = CS\underline{RD}$ Toggle CE or OE to update CSRD $A = X$
Standby		Check CSR.7 1 = WSM Ready 0 = WSM Busy

Block, or after a sequence of Erasures. Write FFH after the last operation to reset

device to read array mode.

See Command Bus Cycle notes for description of codes.


#### **CSR FULL STATUS CHECK PROCEDURE**




BUS OPERATION	COMMAND	COMMENTS			
Standby		Check CSR.4, 5 1 = Erase Error 0 = Erase Successful Both 1 = Command Sequence Error			
Standby		Check CSR.3 1 = $V_{PP}$ Low Detect 0 = $V_{PP}$ OK			
CSR.3, 4, 5 sho are initiated.	uld be cleared,	if set, before further attempts			

28F020SUN80-10











## **ELECTRICAL SPECIFICATIONS**

## **Absolute Maximum Ratings\***

Temperature Under Bias	0°C to + 80°C
Storage Temperature	-65°C to + 125°C

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

SYMBOL	PARAMETER		MAX.	UNITS	TEST CONDITIONS	NOTE
T <sub>A</sub>	Operating Temperature, Commercial	0	70.0	°C	Ambient Temperature	1
V <sub>CC</sub>	V <sub>CC</sub> with Respect to GND	-0.2	7.0	V		2
V <sub>PP</sub>	V <sub>PP</sub> Supply Voltage with Respect to GND	-0.2	7.0	V		2
V	Voltage on any Pin (Except V <sub>CC</sub> , V <sub>PP</sub> ) with Respect to GND	-0.5	7.0	V		2
I	Current into any Non-Supply Pin		±30	mA		
I <sub>OUT</sub>	Output Short Circuit Current		100.0	mA		3

NOTES:

1. Operating temperature is for commercial product defined by this specification.

2. Minimum DC voltage is -0.5 V on input/output pins. During transitions, this level may undershoot to -2.0 V for periods < 20 ns. Maximum DC voltage on input/output pins is  $V_{CC}$  + 0.5 V which, during transitions, may overshoot to  $V_{CC}$  + 2.0 V for periods < 20 ns.

3. Output shorted for no more than one second. No more than one output shorted at a time.

## Capacitance

SYMBOL	PARAMETER	TYP.	MAX.	UNITS	TEST CONDITIONS	NOTE
C <sub>IN</sub>	Capacitance Looking into an Address/Control Pin	7	10	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz	1
C <sub>OUT</sub>	Capacitance Looking into an Output Pin	9	12	pF	$T_A = 25^{\circ}C, f = 1.0 \text{ MHz}$	1
C <sub>LOAD</sub>	Load Capacitance Driven by Outputs for Timing Specifications		100	pF	For $V_{CC}$ = 5.0 V ±0.5 V	1
	Equivalent Testing Load Circuit $V_{CC} \pm 10\%$		2.5	ns	25 $\Omega$ transmission line delay	

NOTE:

1. Sampled, not 100% tested.


## **Timing Nomenclature**

For 3.3 V systems use the standard JEDEC cross point definitions. Each timing parameter consists of 5 characters. Some common examples are defined below:

- $t_{CE} = t_{ELQV}$  time (t) from  $\overline{CE}$  (E) going low (L) to the outputs (Q) becoming valid (V)
- $t_{OE} = t_{GLQV}$  time (t) from  $\overline{OE}$  (G) going low (L) to the outputs (Q) becoming valid (V)
- $t_{ACC}$   $t_{AVQV}$  time (t) from address (A) valid (V) to the outputs (Q) becoming valid (V)
- $t_{AS} = t_{AVWH}$  time (t) from address (A) valid (V) to  $\overline{WE}$  (W) going high (H)

 $t_{DH}$   $t_{WHDX}$  time (t) from  $\overline{WE}$  (W) going high (H) to when the data (D) can become undefined (X)

	PIN CHARACTERS		PIN STATES
А	Address Inputs	н	High
D	Data Inputs	L	Low
Q	Data Outputs	V	Valid
E	CE (Chip Enable)	Х	Driven, but not necessarily valid
G	OE (Output Enable)	Z	High Impedance
W	WE (Write Enable)		
V	Any Voltage Level		
3 V	V <sub>CC</sub> at 3.0 V MIN.		



#### NOTE:

AC test inputs are driven at V<sub>OH</sub> (2.4 V<sub>TTL</sub>) for a Logic '1' and V<sub>OL</sub> (0.45 V<sub>TTL</sub>) for a Logic '0'. Input timing begins at V<sub>IH</sub> (2.0 V<sub>TTL</sub>) and V<sub>IL</sub> (0.8 V<sub>TTL</sub>). Output timing ends at V<sub>IH</sub> and V<sub>IL</sub>. Input rise and fall times (10% to 90%) < 10 ns. 28F020SUN80-13

Figure 14. Transient Input/Output Reference Waveform ( $V_{CC} = 5.0 V$ )




Figure 15. Transient Equivalent Testing Load Circuit (V<sub>CC</sub> = 5.0 V)

## **DC Characteristics**

 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, T_{A} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ 

SYMBOL	PARAMETER	TYP.	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
I <sub>IL</sub>	Input Load Current			±1	μA	$V_{CC} = V_{CC}$ MAX., $V_{IN} = V_{CC}$ or GND	1
I <sub>LO</sub>	Output Leakage Current			±10	μA	$V_{CC} = V_{CC}$ MAX., $V_{IN} = V_{CC}$ or GND	1
	V Standby Current	5		10	μA	$\frac{V_{CC}}{CE} = V_{CC} MAX.,$ $\overline{CE} = V_{CC} \pm 0.2V$	1,4
Iccs	V <sub>CC</sub> Standby Current	1		4	mA		1,4
I <sub>CCR</sub> 1	V <sub>CC</sub> Read Current			60	mA	$ \begin{array}{l} V_{CC} = V_{\underline{CC}} \ \mbox{MAX.}, \\ \mbox{CMOS:} \ \overline{CE} = \mbox{GND} \ \mbox{\pm} 0.2 \ \mbox{V} \\ \mbox{Inputs} = \ \mbox{GND} \ \mbox{\pm} 0.2 \ \mbox{V} \ \mbox{or} \ \mbox{V}_{\underline{CC}} \ \mbox{\pm} 0.2 \ \mbox{V} \\ \mbox{TTL:} \ \overline{CE} = \ \mbox{V}_{IL} \\ \mbox{Inputs} = \ \mbox{V}_{IL} \ \mbox{or} \ \ \mbox{V}_{IH} \\ \mbox{f} = \ \mbox{10} \ \mbox{MHz}, \ \mbox{I}_{OUT} = \ \mbox{0} \ \mbox{mAX.}, \\ \end{array} $	1, 3, 4
I <sub>CCR</sub> <sup>2</sup>	V <sub>CC</sub> Read Current	13		30	mA	$\begin{split} & V_{CC} = V_{\underline{CC}} \; MAX., \\ & CMOS: \; \overline{CE} = GND \; \pm 0.2 \; V \\ & Inputs = GND \; \pm 0.2 \; V \; or \; V_{\underline{CC}} \; \pm 0.2 \; V \\ & TTL: \; \overline{CE} = V_{IL} \\ & Inputs = V_{IL} \; or \; V_{IH} \\ & f = 5 \; MHz, \; I_{OUT} = 0 \; mA \end{split}$	1, 3, 4
Iccw	V <sub>CC</sub> Write Current	18		35	mA	Byte/Two-Byte Serial Write in Progress	1
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase Current	18		25	mA	Block Erase in Progress	1
I <sub>CCES</sub>	V <sub>CC</sub> Erase Suspend Current	5		10	mA	<del>CE</del> = V <sub>IH</sub> Block Erase Suspended	1, 2
I <sub>PPS</sub>	V <sub>PP</sub> Standby Current			±10	μA	$V_{PP} \leq V_{CC}$	1

## **DC Characteristics (Continued)**

 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, T_A = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ 

SYMBOL	PARAMETER	TYP.	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
I <sub>PPR</sub>	V <sub>PP</sub> Read Current	65		200	μA	$V_{PP} > V_{CC}$	1
I <sub>PPW</sub>	V <sub>PP</sub> Write Current	15		35	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Byte/Two-Byte Serial Write in Progress	1
I <sub>PPE</sub>	V <sub>PP</sub> Erase Current	20		40	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Block Erase in Progress	1
I <sub>PPES</sub>	V <sub>PP</sub> Erase Suspend Current	65		200	μA	V <sub>PP</sub> = V <sub>PPH</sub> , Block Erase Suspended	1
V <sub>IL</sub>	Input Low Voltage		-0.5	0.8	V		
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V		
V <sub>OL</sub>	Output Low Voltage			0.45	V	$V_{CC} = V_{CC}$ MIN. and $I_{OL} = 5.8$ mA	
V <sub>OH</sub> <sup>1</sup>	Output High Voltage		0.85 V <sub>CC</sub>		V	$I_{OH}$ = -2.5 mA $V_{CC}$ = $V_{CC}$ MIN.	
V <sub>OH</sub> <sup>2</sup>	Output High Voltage		V <sub>CC</sub> - 0.4		V	$I_{OH} = -100 \ \mu A$ $V_{CC} = V_{CC} MIN.$	
V <sub>PPL</sub>	V <sub>PP</sub> during Normal Operations		0.0	5.5	V		
V <sub>PPH</sub>	V <sub>PP</sub> during Write/Erase Operations	5.0	4.5	5.5	V		
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		1.4		V		

#### NOTES:

1. All currents are in RMS unless otherwise noted. Typical values at  $V_{CC} = 5.0 \text{ V}$ ,  $V_{PP} = 5.0 \text{ V}$ ,  $T = 25^{\circ}$ C. 2.  $I_{CCES}$  is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub>.
 Automatic Power Saving (APS) reduces I<sub>CCR</sub> to less than 2 mA in Static operation.
 CMOS inputs are either V<sub>CC</sub> ± 0.2 V or GND ± 0.2 V. TTL Inputs are either V<sub>IL</sub> or V<sub>IH</sub>.

## AC Characteristics - Read Only Operations<sup>1</sup>

 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, T_{A} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ 

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTE
t <sub>AVAV</sub>	Read Cycle Time	80		ns	
t <sub>AVGL</sub>	Address Setup to $\overline{OE}$ Going Low	0		ns	3
t <sub>AVQV</sub>	Address to Output Delay		80	ns	
t <sub>ELQV</sub>	CE to Output Delay		80	ns	2
t <sub>GLQV</sub>	OE to Output Delay		35	ns	2
t <sub>ELQX</sub>	$\overline{\text{CE}}$ to Output in Low Z	0		ns	3
t <sub>EHQZ</sub>	$\overline{\text{CE}}$ to Output in High Z		30	ns	3
t <sub>GLQX</sub>	$\overline{\text{OE}}$ to Output in Low Z	0		ns	3
t <sub>GHQZ</sub>	$\overline{\text{OE}}$ to Output in High Z		30	ns	3
t <sub>ОН</sub>	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ change, whichever occurs first	0		ns	3

NOTES:

1. See AC Input/Output Reference Waveforms for timing measurements, Figure 4.

2.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ELQV}}$  -  $t_{\text{GLQV}}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{ELQV}}$ .

3. Sampled, not 100% tested.




Figure 16. Read Timing Waveforms

## **POWER-UP AND RESET TIMINGS**


SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTE
t <sub>WLPL</sub>	$\overline{\text{WE}}$ Low to $\text{V}_{\text{CC}}$ at 4.5 V MIN.	5		μs	1
t <sub>AVQV</sub>	Address Valid to Data Valid for $V_{CC}$ 5.0 V $\pm$ 10%		80	ns	2
t <sub>PHQV</sub>	$\overline{\text{WE}}$ High to Data Valid for V_{CC} 5.0 V ± 10%		500	ns	2
t <sub>ELRS</sub>	$\overline{\text{CE}}$ Setup to $\overline{\text{WE}}$ Going Low	100		ns	
t <sub>GLRS</sub>	$\overline{OE}$ Setup to $\overline{WE}$ Going Low	100		ns	
t <sub>EHRS</sub>	$\overline{\text{CE}}$ Hold from $\overline{\text{WE}}$ Going High	100		ns	
t <sub>GHRS</sub>	$\overline{OE}$ Hold from $\overline{WE}$ Going High	100		ns	

#### NOTES:

 $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are switched low after Power-Up.

1. Chip reset is enabled when the low state of all CE, OE, and WE exceeds 5 µs. This state should be used only for chip reset.

2. These values are shown for 3.5 V V<sub>CC</sub> operation. Refer to the AC Characteristics Read Only Operations also.





24

## AC Characteristics for WE - Controlled Command Write Operations<sup>1</sup>

 $V_{CC} = 5.0 \pm 0.5 \text{ V}, \text{ T}_{\text{A}} = 0^{\circ} \text{ to } 70^{\circ}\text{C}$ 

SYMBOL	PARAMETER	TYP.	MIN.	MAX.	UNITS	NOTE
t <sub>AVAV</sub>	Write Cycle Time		80		ns	
t <sub>VPWH</sub>	$V_{PP}$ Setup to $\overline{WE}$ Going High		100		ns	3
t <sub>ELWL</sub>	$\overline{CE}$ Setup to $\overline{WE}$ Going Low		0		ns	
t <sub>AVWH</sub>	Address Setup to $\overline{\text{WE}}$ Going High		55		ns	2, 6
t <sub>DVWH</sub>	Data Setup to $\overline{WE}$ Going High		55		ns	2, 6
t <sub>WLWH</sub>	WE Pulse Width		55		ns	
t <sub>WHDX</sub>	Data Hold from $\overline{WE}$ High		0		ns	2
t <sub>WHAX</sub>	Address Hold from $\overline{\text{WE}}$ High		10		ns	2
t <sub>WHEH</sub>	$\overline{CE}$ Hold from $\overline{WE}$ High		10		ns	
t <sub>WHWL</sub>	WE Pulse Width High		30		ns	
t <sub>GHWL</sub>	Read Recovery before Write		0		ns	
t <sub>WHGL</sub>	Write Recovery before Read		65		ns	
t <sub>QVVL</sub>	$V_PP$ Hold from Valid Status Register Data		0		μs	
t <sub>WHQV</sub> 1	Duration of Byte Write Operation	13	4.5		μs	4, 5
t <sub>WHQV</sub> <sup>2</sup>	Duration of Block Erase Operations		0.3		S	4

#### NOTES:

1. Read timing during write and erase are the same as for normal read.

2. Refer to command definition tables for valid address and data values.

3. Sampled, but not 100% tested.

4. Write/Erase durations are measured to valid Status Register (CSR) Data.

5. Byte write operations are typically performed with 1 Programming Pulse.

6. Address and Data are latched on the rising edge of WE for all Command Write operations.




Figure 18. AC Waveforms for Command Write Operations

## AC Characteristics for $\overline{CE}$ - Controlled Command Write Operations<sup>1</sup>

 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, T_{A} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ 

SYMBOL	PARAMETER	TYP.	MIN.	MAX.	UNITS	NOTE
t <sub>AVAV</sub>	Write Cycle Time		80		ns	
t <sub>VPEH</sub>	$V_{PP}$ Setup to $\overline{CE}$ Going High		100		ns	3
t <sub>WLEL</sub>	$\overline{\text{WE}}$ Setup to $\overline{\text{CE}}$ Going Low		0		ns	
t <sub>AVEH</sub>	Address Setup to $\overline{CE}$ Going High		55		ns	2, 6
t <sub>DVEH</sub>	Data Setup to $\overline{CE}$ Going High		55		ns	2, 6
t <sub>ELEH</sub>	CE Pulse Width		55		ns	
t <sub>EHDX</sub>	Data Hold from $\overline{CE}$ High		0		ns	2
t <sub>EHAX</sub>	Address Hold from CE High		10		ns	2
t <sub>EHWH</sub>	WE Hold from CE High		10		ns	
t <sub>EHEL</sub>	CE Pulse Width High		30		ns	
t <sub>GHEL</sub>	Read Recovery before Write		0		ns	
t <sub>EHGL</sub>	Write Recovery before Read		65		ns	
t <sub>QVVL</sub>	$V_{PP}$ Hold from Valid Status Register Data		0		μs	
t <sub>EHQV</sub> 1	Duration of Byte Write Operation	13	4.5		μs	4, 5
t <sub>EHQV</sub> 2	Duration of Block Erase Operations		0.3		s	4

#### NOTES:

1. Read timing during write and erase are the same as for normal read.

2. Refer to command definition tables for valid address and data values.

3. Sampled, but not 100% tested.

- 4. Write/Erase durations are measured to valid Status Register (CSR) Data.
- 5. Byte Write operations are typically performed with 1 Programming Pulse.
- 6. Address and Data are latched on the rising edge of CE for all Command Write Operations.




Figure 19. Alternate AC Waveforms for Command Write Operations

## **Erase and Byte Write Performance**

 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, T_A = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ 

SYMBOL	PARAMETER	TYP. <sup>1</sup>	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
t <sub>WHRH</sub> 1	Byte Write Time	13			μs		2
t <sub>WHRH</sub> 2	Two-Byte Serial Write Time	20			μs		2
t <sub>WHRH</sub> <sup>3</sup>	16KB Block Write Time	0.22		1.0	s	Byte Write Mode	2
t <sub>WHRH</sub> 4	16KB Block Write Time	0.17		1.0	s	Two-Byte Serial Write Mode	2
	Block Erase Time (16K)	0.6		10.0	s		2
	Full Chip Erase Time	4.4 - 7.2			s		2, 3

NOTES:

1. 25°C, V<sub>PP</sub> = 5.0 V

2. Excludes System-Level Overhead.

3. Depends on the number of protected blocks.




Figure 20. 32-Pin SOP





Figure 21. 32-Pin TSOP

## **ORDERING INFORMATION**



30

#### LIFE SUPPORT POLICY

SHARP components should not be used in medical devices with life support functions or in safety equipment (or similiar applications where component failure would result in loss of life or physical harm) without the written approval of an officer of the SHARP Corporation.

#### WARRANTY

SHARP warrants to Customer that the Products will be free from defects in material and workmanship under normal use and service for a period of one year from the date of invoice. Customer's exclusive remedy for breach of this warranty is that SHARP will either (i) repair or replace, at its option, any Product which fails during the warranty period because of such defect (if Customer promptly reported the failure to SHARP in writing) or, (ii) if SHARP is unable to repair or replace, SHARP will refund the purchase price of the Product upon its return to SHARP. This warranty does not apply to any Product which has been subjected to misuse, abnormal service or handling, or which has been altered or modified in design or construction, or which has been serviced or repaired by anyone other than SHARP. The warranties set forth herein are in lieu of, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE ARE SPECIFICALLY EXCLUDED.

SHARP reserves the right to make changes in specifications at any time and without notice. SHARP does not assume any responsibility for the use of any circuitry described; no circuit patent licenses are implied.

## SHARP.

#### NORTH AMERICA

SHARP Electronics Corporation Microelectronics Group 5700 NW Pacific Rim Blvd., M/S 20 Camas, WA 98607, U.S.A. Phone: (360) 834-2500 Telex: 49608472 (SHARPCAM) Facsimile: (360) 834-8903 http://www.sharpmeg.com

©1997 by SHARP Corporation Issued September 1995

#### EUROPE

SHARP Electronics (Europe) GmbH Microelectronics Division Sonninstraße 3 20097 Hamburg, Germany Phone: (49) 40 2376-2286 Telex: 2161867 (HEEG D) Facsimile: (49) 40 2376-2232

#### ASIA

SHARP Corporation Integrated Circuits Group 2613-1 Ichinomoto-Cho Tenri-City, Nara, 632, Japan Phone: (07436) 5-1321 Telex: LABOMETA-B J63428 Facsimile: (07436) 5-1532

Reference Code SMT96104