# 32K x 36 Bit Pipelined BurstRAM Synchronous Fast Static RAM

The MCM69P536C is a 1M–bit synchronous fast static RAM designed to provide a burstable, high performance, secondary cache for the 68K Family, PowerPC<sup>™</sup>, 486, i960<sup>™</sup>, and Pentium<sup>™</sup> microprocessors. It is organized as 32K words of 36 bits each. This device integrates input registers, an output register, a 2–bit address counter, and high speed SRAM onto a single monolithic circuit for reduced parts count in cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). BiCMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (SA), data inputs (DQx), and all control signals except output enable (G) and Linear Burst Order (LBO) are clock (K) controlled through positive-edge-triggered noninverting registers.

Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst addresses can be generated internally by the MCM69P536C (burst <u>sequence</u> operates in linear or interleaved mode dependent upon the state of LBO) and controlled by the burst address advance (ADV) input pin.

Write cycles are internally self–timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off–chip write pulse generation and provides increased timing <u>flex</u>ibility for incoming signals.


Synchronous byte write (SBx), synchronous global write (SGW), and synchronous write enable SW are provided to allow writes to either individual bytes or to all bytes. The four bytes are designated as "a", "b", "c", and "d". SBa controls DQa, SBb controls DQb, etc. Individual bytes are written if the selected byte writes SBx are asserted with SW. All bytes are written if either SGW is asserted or if all SBx and SW are asserted.

For read cycles, pipelined SRAMs output data is temporarily stored by an edge–triggered output register and then released to the output buffers at the next rising edge of clock (K).

The MCM69P536C operates from a 3.3 V power supply and all inputs and outputs are LVTTL compatible.

- MCM69P536C-4 = 4 ns Access / 7.5 ns Cycle MCM69P536C-4.5 = 4.5 ns Access / 8 ns Cycle MCM69P536C-5 = 5 ns Access / 10 ns Cycle MCM69P536C-6 = 6 ns Access / 12 ns Cycle MCM69P536C-7 = 7 ns Access / 13.3 ns Cycle
- <u>Single</u> <u>3.3 V + 10%, 5</u>% Power Supply
- ADSP, ADSC, and ADV Burst Control Pins
- Selectable Burst Sequencing Order (Linear/Interleaved)
- Internally Self-Timed Write Cycle
- Byte Write and Global Write Control
- 5 V Tolerant on all Pins (Inputs and I/Os)
- 100-Pin TQFP Package

# MCM69P536C




The PowerPC name is a trademark of IBM Corp., used under license therefrom. i960 and Pentium are trademarks of Intel Corp.

REV 3 2/9/98


© Motorola, Inc. 1998







# **PIN ASSIGNMENT**



# **PIN DESCRIPTIONS**

Pin Locations	Symbol	Туре	Description
85	ADSC	Input	Synchronous Address Status Controller: Initiates READ, WRITE, or chip deselect cycle.
84	ADSP	Input	Synchronous Address Status Processor: Initiates READ, WRITE, or <u>chip d</u> eselect cycle (ex <u>cept</u> ion — chip deselect does not occur when ADSP is asserted and SE1 is high).
83	ADV	Input	Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved).
<ul> <li>(a) 51, 52, 53, 56, 57, 58, 59, 62, 63</li> <li>(b) 68, 69, 72, 73, 74, 75, 78, 79, 80</li> <li>(c) 1, 2, 3, 6, 7, 8, 9, 12, 13</li> <li>(d) 18, 19, 22, 23, 24, 25, 28, 29, 30</li> </ul>	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b, c, d).
86	G	Input	Asynchronous Output Enable Input: Low — enables output buffers (DQx pins). High — DQx pins are high impedance.
89	к	Input	Clock: <u>Th</u> is sig <u>nal</u> registers the address, data in, and all control signals except G and LBO.
31	LBO	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter (68K/PowerPC). High — interleaved burst counter (486/i960/Pentium).
32, 33, 34, 35, 44, 45, 46, 47, 48, 81, 82, 99, 100	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
36, 37	SA1,SA0	Input	Synchronous Address Inputs: These pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times.
93, 94, 95, 96 (a) (b) (c) (d)	SBx	Input	Synchrono <u>us By</u> te Write In <u>puts:</u> "x" refers to the byte being written (byte a, b, c, d). SGW overrides SBx.
98	SE1	Input	Synchronous Chip En <u>able: Active low to enable chip.</u> Negated high–blocks ADSP or deselects chip when ADSC is asserted.
97	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
92	SE3	Input	Synchronous Chip Enable: Active low for depth expansion.
88	SGW	Input	Synchronous <u>Glo</u> bal <u>Write</u> : This signal writes all bytes rega <u>rdles</u> s of the status of the SBx and SW signals. If only byte write signals SBx are being used, tie this pin high.
87	SW	Input	Synchronous Write: This sign <u>al w</u> rites only those bytes that have been selected using the byte write SBx pins. If only byte write signals SBx are being used, tie this pin low.
4, 11, 15, 20, 27, 41, 54, 61, 65, 70, 77, 91	V <sub>DD</sub>	Supply	Power Supply: 3.3 V + 10%, – 5%.
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	VSS	Supply	Ground.
64	NC	Input	No Connection: There is no connection to the chip. For compatibility reasons, it is recommended that this pin be tied low for system designs that do not have a sleep mode associated with the cache/memory controller. Other vendors' RAMs may have implemented the Sleep Mode (ZZ) feature.
14, 16, 38, 39, 42, 43, 49, 50, 66	NC	—	No Connection: There is no connection to the chip.

#### TRUTH TABLE (See Notes 1 through 4)

Next Cycle	Address Used	SE1	SE2	SE3	ADSP	ADSC	ADV	G 3	DQx	Write <sup>2, 4</sup>
Deselect	None	1	X	X	Х	0	Х	Х	High–Z	Х
Deselect	None	0	Х	1	0	Х	Х	Х	High–Z	Х
Deselect	None	0	0	Х	0	Х	Х	Х	High–Z	Х
Deselect	None	Х	Х	1	1	0	Х	Х	High–Z	Х
Deselect	None	Х	0	Х	1	0	Х	Х	High–Z	Х
Begin Read	External	0	1	0	0	Х	Х	Х	High–Z	READ
Begin Read	External	0	1	0	1	0	Х	Х	High–Z	READ
Continue Read	Next	Х	Х	Х	1	1	0	1	High–Z	READ
Continue Read	Next	Х	Х	Х	1	1	0	0	DQ	READ
Continue Read	Next	1	Х	Х	Х	1	0	1	High–Z	READ
Continue Read	Next	1	Х	Х	Х	1	0	0	DQ	READ
Suspend Read	Current	Х	Х	Х	1	1	1	1	High–Z	READ
Suspend Read	Current	Х	Х	Х	1	1	1	0	DQ	READ
Suspend Read	Current	1	Х	X	Х	1	1	1	High–Z	READ
Suspend Read	Current	1	Х	Х	Х	1	1	0	DQ	READ
Begin Write	Current	Х	Х	Х	1	1	1	Х	High–Z	WRITE
Begin Write	Current	1	Х	Х	Х	1	1	Х	High–Z	WRITE
Begin Write	External	0	1	0	1	0	Х	Х	High–Z	WRITE
Continue Write	Next	Х	Х	Х	1	1	0	Х	High–Z	WRITE
Continue Write	Next	1	Х	Х	Х	1	0	Х	High–Z	WRITE
Suspend Write	Current	Х	Х	Х	1	1	1	Х	High–Z	WRITE
Suspend Write	Current	1	Х	Х	Х	1	1	Х	High–Z	WRITE

NOTES: 1. X = Don't Care. 1 = logic high. 0 = logic low.

Write is defined as either 1) any SBx and SW low or 2) SGW is low.
 G is an asynchronous signal and is not sampled by the clock K. G drives the bus immediately (t<sub>GLQX</sub>) following G going low.

4. On write cycles that follow read cycles, G must be negated prior to the start of the write cycle to ensure proper write data setup times. G must also remain negated at the completion of the write cycle to ensure proper write data hold times.

#### LINEAR BURST ADDRESS TABLE (LBO = VSS)

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X X00	X X01	X X10	X X11
X X01	X X10	X X11	X X00
X X10	X X11	X X00	X X01
X X11	X X00	X X01	X X10

# **INTERLEAVED BURST ADDRESS TABLE** (LBO = V<sub>DD</sub>)

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X X00	X X01	X X10	X X11
X X01	X X00	X X11	X X10
X X10	X X11	X X00	X X01
X X11	X X10	X X01	X X00

#### WRITE TRUTH TABLE

Сусіе Туре	SGW	SW	SBa	SBb	SBc	SBd
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	н	Н	Н
Write Byte a	Н	L	L	н	Н	Н
Write Byte b	Н	L	Н	L	Н	Н
Write Byte c	Н	L	Н	н	L	Н
Write Byte d	Н	L	Н	н	Н	L
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

# MOTOROLA FAST SRAM

#### ABSOLUTE MAXIMUM RATINGS (See Note 1)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>DD</sub>	– 0.5 to + 4.6	V
Voltage Relative to V <sub>SS</sub> for Any Pin Except V <sub>DD</sub>	V <sub>in</sub> , V <sub>out</sub>	– 0.5 to 6.0	V
Output Current (per I/O)	l <sub>out</sub>	± 20	mA
Package Power Dissipation (See Note 2)	PD	1.6	W
Temperature Under Bias	T <sub>bias</sub>	- 10 to 85	°C
Storage Temperature	T <sub>stg</sub>	– 55 to 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high–impedance circuit.

NOTES:

1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

2. Power dissipation capability is dependent upon package characteristics and use environment. See Package Thermal Characteristics.

#### PACKAGE THERMAL CHARACTERISTICS

Rating		Symbol	Max	Unit	Notes
Thermal Resistance Junction to Ambient (@ 200 lfm)	Single–Layer Board Four–Layer Board	00/1	40 25	°C/W	1, 2
Thermal Resistance Junction to Board (Bottom)		$R_{\theta J B}$	17	°C/W	1, 3
Thermal Resistance Junction to Case (Top)		R <sub>θJC</sub>	9	°C/W	1, 4

NOTES:

1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, board population, and board thermal resistance.

2. Per SEMI G38-87.

3. Indicates the average thermal resistance between the die and the printed circuit board.

4. Indicates the average thermal resistance between the die and the case top surface via the cold plate method (MIL SPEC-883 Method 1012.1).

# DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ V} + 10\%, -5\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

# **RECOMMENDED OPERATING CONDITIONS** (Voltages Referenced to $V_{SS} = 0 V$ )

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V <sub>DD</sub>	3.135	3.3	3.6	V
Input Low Voltage	VIL	- 0.5*	_	0.8	V
Input High Voltage	VIH	2	—	5.5**	V

\*  $V_{IL} \ge -2 V$  for  $t \le t_{KHKH}/2$ . \*\*  $V_{IH} \le 6 V$  for  $t_{KHKH}/2$ .

#### DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Max	Unit	Notes	
Input Leakage Current (0 V $\leq$ V <sub>in</sub> $\leq$ V <sub>DD</sub> ) (Excluding	l <sub>lkg(l)</sub>	—	± 1	μΑ		
Output Leakage Current (0 V $\leq$ V <sub>in</sub> $\leq$ V <sub>DD</sub> )		l <sub>lkg(O)</sub>	—	± 1	μA	
AC Supply Current (Device Selected, All Outputs Open, Cycle Time $\ge$ t <sub>KHKH</sub> min)	MCM69P536C-4 MCM69P536C-4.5 MCM69P536C-5 MCM69P536C-6 MCM69P536C-7	IDDA	—	420 410 380 360 350	mA	1, 2, 3
CMOS Standby Supply Current (Deselected, Clock (K) Cycle Time $\ge$ t <sub>KHKH</sub> , All Inputs Toggling at CMOS Levels V <sub>in</sub> $\le$ V <sub>SS</sub> + 0.2 V or $\ge$ V <sub>DD</sub> - 0.2 V)	MCM69P536C-4 MCM69P536C-4.5 MCM69P536C-5 MCM69P536C-6 MCM69P536C-7	I <sub>SB1</sub>	_	170 170 150 140 130	mA	4
Clock Running Supply Current (Deselected, Clock (K) Cycle Time $\ge$ t <sub>KHKH</sub> , All Other Inputs Held to Static CMOS Levels V <sub>in</sub> $\le$ V <sub>SS</sub> + 0.2 V or $\ge$ V <sub>DD</sub> - 0.2 V)	MCM69P536C-4 MCM69P536C-4.5 MCM69P536C-5 MCM69P536C-6 MCM69P536C-7	I <sub>SB2</sub>	_	60 60 55 50 45	mA	4
Output Low Voltage (I <sub>OL</sub> = 8 mA)		VOL	—	0.4	V	
Output High Voltage (I <sub>OH</sub> = - 4 mA)		Vон	2.4	—	V	

NOTES:

1. Reference AC Operating Conditions and Characteristics for input and timing.

2. All addresses transition simultaneously low (LSB) and then high (HSB).

3. Data states are all zero.

4. Device in deselected mode as defined by the Truth Table.

#### CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T<sub>A</sub> = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C <sub>in</sub>	—	4	6	pF
Input/Output Capacitance	C <sub>I/O</sub>	—	7	9	pF

# AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ V} + 10\%, -5\%, \text{ T}_{A} = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

Input Timing Measurement Reference Level	. 1.5 V
Input Pulse Levels 0	to 3.0 V
Input Rise/Fall Time 1 V/ns (20%	to 30%)

		69P53	36C–4	69P53	6C-4.5	69P53	36C–5	69P53	36C–6	69P53	36C–7		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Cycle Time	<sup>t</sup> КНКН	7.5	—	8	_	10	_	12	—	13.3	—	ns	
Clock High Pulse Width	<sup>t</sup> KHKL	3	—	3	—	3	_	4	—	4.5	—	ns	
Clock Low Pulse Width	<sup>t</sup> KLKH	3	—	3	—	3	_	4	—	4.5	—	ns	
Clock Access Time	<sup>t</sup> KHQV	—	4	—	4.5	_	5	—	6	—	7	ns	
Output Enable to Output Valid	<sup>t</sup> GLQV		4	—	4.5	_	5	_	5	_	6	ns	
Clock High to Output Active	<sup>t</sup> KHQX1	1.5	—	1.5	—	0	—	0	—	0	—	ns	4
Clock High to Output Change	<sup>t</sup> KHQX2	1.5	—	1.5	—	2		2	—	2	—	ns	4
Output Enable to Output Active	<sup>t</sup> GLQX	0	—	0	—	0	_	0	_	0		ns	4
Output Disable to Q High–Z	<sup>t</sup> GHQZ	—	4	-	4.5	_	5	—	5	—	5	ns	4, 5
Clock High to Q High–Z	<sup>t</sup> KHQZ	2	4	2	4.5	2	5	2	5	2	5	ns	4, 5
Setup Tim <u>es:</u> <u>Address</u> ADSP, ADSC, ADV Data In Write Chip Enable	<sup>t</sup> ADKH <sup>t</sup> ADSKH <sup>t</sup> DVKH <sup>t</sup> WVKH <sup>t</sup> EVKH	2	_	2.5	_	2.5		2.5	_	2.5	—	ns	
Hold Time <u>s:</u> <u>Address</u> ADSP, ADSC, ADV Data In Write Chip Enable	<sup>t</sup> KHAX <sup>t</sup> KHADSX <sup>t</sup> KHDX <sup>t</sup> KHWX <sup>t</sup> KHEX	0.5	—	0.5		0.5	—	0.5	_	0.5		ns	

#### READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)

NOTES:

1. Write is defined as either any SBx and SW low or SGW is low. Chip Enable is defined as SE1 low, SE2 high and SE3 low whenever ADSP or ADSC is asserted.

2. <u>All read and write cycle timings are referenced from K or  $\overline{G}$ .</u>


3. G is a don't care after write cycle begins. To prevent bus contention, G should be negated prior to start of write cycle.

4. This parameter is sampled and not 100% tested.

5. Measured at  $\pm$  200 mV from steady state.

OUTPUT 
$$Z_0 = 50 \Omega$$
  $Z_0 = 50 \Omega$   $V_T = 1.5 V$ 

Figure 1. AC Test Load





Downloaded from Elcodis.com electronic components distributor

The MCM69P536C BurstRAM is a high speed synchronous SRAM that is intended for use primarily in secondary or level two (L2) cache memory applications. L2 caches are found in a variety of classes of computers — from the desktop personal computer to the high–end servers and transaction processing machines. For simplicity, the majority of L2 caches today are direct mapped and are single bank implementations. These caches tend to be designed for bus speeds in the range of 33 to 66 MHz. At these bus rates, non–pipelined (flow–through) BurstRAMs can be used since their access times meet the speed requirements for a minimum–latency, zero–wait state L2 cache interface. Latency is a measure (time) of "dead" time the memory system exhibits as a result of a memory request.

For those applications that demand bus operation at greater than 66 MHz or multi–bank L2 caches at 66 MHz, the pipelined (register/register) version of the 32Kx36 BurstRAM (MCM69P536C) allows the designer to maintain zero–wait state operation. Multiple banks of BurstRAMs create additional bus loading and can cause the system to otherwise miss its timing requirements. The access time (clock–to–valid–data) of a pipelined BurstRAM is inherently faster than a non–pipelined device by a few nanoseconds. This does not come without cost. The cost is latency — "dead" time.

Since most L2 caches are tied to the processor bus and bus speeds continue to increase over time, pipelined (R/R) BurstRAMs are the best choice in achieving zero-wait state L2 cache performance. At bus speeds ranging from 66 MHz to 100 MHz, pipelined BurstRAMs are able to provide fast clock to valid data times required of these high speed buses.

#### NON-BURST SYNCHRONOUS OPERATION

Although this BurstRAM has been designed for 68K–, PowerPC–, 486–, i960–, and Pentium–based systems, these SRAMs can be used in other high speed L2 cache or memory applications that do not require the burst address feature. Most L2 caches designed with a synchronous interface can make use of the MCM69P536C. The burst counter feature of the BurstRAM can be disabled, and the SRAM can be configured to act upon a continuous stream of addresses. See Figure 2.

#### CONTROL PIN TIE VALUES EXAMPLE ( $H \ge V_{IH}, L \le V_{II}$ )

	Non-Burst	ADSP	ADSC	ADV	SE1	SE2	LBO
- 1	Sync Non–Burst, Pipelined SRAM	Н	L	н	L	Н	х

NOTE: Although X is specified in the table as a don't care, the pin must be tied either high or low.





Figure 2. Example Configuration as Non–Burst Synchronous SRAM

# **ORDERING INFORMATION**

(Order by Full Part Number)




Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and **w** registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

MOTOROLA FAST SRAM

#### PACKAGE DIMENSIONS

#### **TQ PACKAGE** TQFP CASE 983A-01






L1

# e/2 В -X-X=A, B, OR D VIEW Y BASE METAL PLATING С c1

е



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER. DATUM PLANE -H- IS LOCATED AT BOTTOM OF 3.
- LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
- DATUMS -A-, -B- AND -D- TO BE DETERMINED AT DATUM PLANE -H-. DIMENSIONS D AND E TO BE DETERMINED AT SEATING PLANE -C-. 4.
- 5. 6.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS D1 AND B1 DO INCLUDE MOLD MISMATCH AND ARE
- DETERMINED AT DATUM PLANE –H–. 7. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE b DIMENSION TO EXCEED 0.45 (0.018).

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α		1.60		0.063	
A1	0.05	0.15	0.002	0.006	
A2	1.35	1.45	0.053	0.057	
b	0.22	0.38	0.009	0.015	
b1	0.22	0.33	0.009	0.013	
С	0.09	0.20	0.004	0.008	
c1	0.09	0.16	0.004	0.006	
D	22.00	BSC	0.866 BSC		
D1	20.00	BSC	0.787 BSC		
E	16.00	BSC	0.630 BSC		
E1	14.00	BSC	0.551 BSC		
е	0.65	BSC	0.026 BSC		
L	0.45	0.75	0.018	0.030	
L1	1.00	REF	0.039 REF		
L2	0.50	REF	0.020 REF		
S	0.20		0.008		
R1	0.08		0.003		
R2	0.08	0.20	0.003	0.008	
θ	0 °	7 °	0 °	7°	
θ1	0 °		0 °		
θ2	11 °	13 °	11 °	13°	
θ3	11 °	13 °	11 °	13°	

Mfax is a trademark of Motorola. Inc.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado, 80217. 1-303-675-2140 or 1-800-441-2447

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 1-602-244-6609 Motorola Fax Back System - US & Canada ONLY 1-800-774-1848 - http://sps.motorola.com/mfax/

 $\Diamond$ 

HOME PAGE: http://motorola.com/sps/

MOTOROLA

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 141, 4-32-1 Nishi-Gotanda, Shagawa-ku, Tokyo, Japan. 03-5487-8488

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

CUSTOMER FOCUS CENTER: 1-800-521-6274

