# **FEATURES**

- User-Configurable x8 or x16 Operation
- 5 V Write/Erase Operation (5 V V<sub>PP</sub>)
  - No Requirement for DC/DC Converter to Write/Erase
- 60 ns Maximum Access Time (V<sub>CC</sub> = 5.0 V ± 0.25 V)
- 80ns Maximum Access Time (V<sub>CC</sub> = 5.0 V ± 0.5 V)
- 32 Independently Lockable Blocks (16K)
- 100,000 Erase Cycles per Block
- Automated Byte Write/Block Erase
  - Command User Interface
  - Status Register
  - RY/BY Status Output
- System Performance Enhancement
  - Erase Suspend for Read
  - Two-Byte Write
  - Full Chip Erase
- Data Protection
  - Hardware Erase/Write Lockout during Power Transitions
  - Software Erase/Write Lockout
- Independently Lockable for Write/Erase on Each Block (Lock Block and Protect Set/Reset)
- 5 μA (Typ.) I<sub>CC</sub> in CMOS Standby
- 0.2 µA (Typ.) Deep Power-Down
- State-of-the-Art 0.45 µm ETOX™ Flash Technology
- 56-Pin, 1.2 mm x 14 mm x 20 mm TSOP (Type I) Package
- 48-Pin, 1.2 mm x 12 mm x 18 mm TSOP (Type I) Package
- 44-Pin, 600-mil SOP Package




Figure 1. 56-Pin TSOP Configuration




Figure 2. 48-Pin TSOP Configuration




Figure 3. 44-Pin SOP Configuration




Figure 4. LH28F400SU-NC Block Diagram

# **PIN DESCRIPTION**

SYMBOL	TYPE	NAME AND FUNCTION
DQ <sub>15</sub> - A <sub>-1</sub>	INPUT	BYTE-SELECT ADDRESSES: Selects between high and low byte when device is in x8 mode. This address is latched in x8 Data Writes. Not used in x16 mode (i.e., the DQ <sub>15</sub> /A <sub>-1</sub> input buffer is turned off when BYTE is high).
A <sub>0</sub> - A <sub>12</sub>	INPUT	WORD-SELECT ADDRESSES: Select a word within one 16K block. These addresses are latched during Data Writes.
A <sub>13</sub> - A <sub>17</sub>	INPUT	<b>BLOCK-SELECT ADDRESSES:</b> Select 1 of 32 Erase blocks. These addresses are latched during Data Writes, Erase and Lock-Block operations.
DQ <sub>0</sub> - DQ <sub>7</sub>	INPUT/OUTPUT	LOW-BYTE DATA BUS: Inputs data and commands during CUI write cycles. Outputs array, buffer, identifier or status data in the appropriate Read mode. Floated when the chip is de-selected or the outputs are disabled.
DQ <sub>8</sub> - DQ <sub>15</sub>	INPUT/OUTPUT	<b>HIGH-BYTE DATA BUS:</b> Inputs data during x16 Data Write operations. Outputs array, buffer or identifier data in the appropriate Read mode; not used for Status register reads. Floated when the chip is de-selected or the outputs are disabled. DQ <sub>15</sub> /A <sub>-1</sub> is address.
CE	INPUT	CHIP ENABLE INPUT: Activate the device's control logic, input buffers, decoders and sense amplifiers. $\overline{\text{CE}}$ must be low to select the device.
RP	INPUT	<b>RESET/POWER-DOWN:</b> With $\overline{RP}$ low, the device is reset, any current operation is aborted and device is put into the deep power down mode. When the power is turned on, $\overline{RP}$ pin is turned to low in order to return the device to default configuration. When the power transition is occurred, or the power on/off, $\overline{RP}$ is required to stay low in order to protect data from noise. When returning from Deep Power-Down, a recovery time of 430 ns is required to allow these circuits to power up. When $\overline{RP}$ goes low, any current or pending WSM operation(s) are terminated, and the device is reset. All Status registers return to ready (with all status flags cleared). After returning, the device is in read array mode.
ŌĒ	INPUT	<b>OUTPUT ENABLE:</b> Gates device data through the output buffers when low. The outputs float to tri-state off when $\overline{\text{OE}}$ is high.
WE	INPUT	WRITE ENABLE: Controls access to the CUI, Data Queue Registers and Address Queue Latches. WE is active low, and latches both address and data (command or array) on its rising edge.
RY/BY	OPEN DRAIN OUTPUT	<b>READY/BUSY:</b> Indicates status of the internal WSM. When low, it indicates that the WSM is busy performing an operation. When the WSM is ready for new operation or Erase is Suspended, or the device is in deep power-down mode $\overline{RY}/\overline{BY}$ pin is floated.
BYTE	INPUT	BYTE ENABLE: BYTE low places device in x8 mode. All data is then input or output on DQ <sub>0</sub> - DQ <sub>7</sub> , and DQ <sub>8</sub> - DQ <sub>15</sub> float. Address A <sub>.1</sub> selects between the high and low byte. BYTE high places the device in x16 mode, and turns off the A <sub>.1</sub> input buffer. Address A <sub>0</sub> , then becomes the lowest order address.
V <sub>PP</sub>	SUPPLY	<b>ERASE/WRITE POWER SUPPLY (5.0 V ±0.5 V):</b> For erasing memory array blocks or writing words/bytes into the flash array.
V <sub>CC</sub>	SUPPLY	DEVICE POWER SUPPLY (3.3 V ±0.3 V): Do not leave any power pins floating.
GND	SUPPLY	GROUND FOR ALL INTERNAL CIRCUITRY: Do not leave any ground pins floating.
NC		NO CONNECT: No internal connection to die, lead may be driven or left floating.

## INTRODUCTION

Sharp's LH28F400SU-NC 4M Flash Memory is a revolutionary architecture which enables the design of truly mobile, high performance, personal computing and communication products. With innovative capabilities, 5 V single voltage operation and very high read/write performance, the LH28F400SU-NC is also the ideal choice for designing embedded mass storage flash memory systems.

The LH28F400SU-NC's independently lockable 32 symmetrical blocked architecture (16K each) extended cycling, low power operation, very fast write and read performance and selective block locking provide a highly flexible memory component suitable for cellular phone, facsimile, game, PC, printer and handy terminal. The LH28F400SU-NC's single power supply operation enables the design of memory cards which can be read/written in 5.0 V systems. Its x8/x16 architecture allows the optimization of memory to processor interface. The flexible block locking option enables bundling of executable application software in a Resident Flash Array or memory card. Manufactured on Sharp's 0.45 μm ETOX™ process technology, the LH28F400SU-NC is the most cost-effective, high-density 5.0V flash memory.

## **DESCRIPTION**

The LH28F400SU-NC is a high performance 4M (4,194,304) block erasable non-volatile random access memory organized as either 256K  $\times$  16 or 512K  $\times$  8. The LH28F400SU-NC includes thirty-two 16K (16,384) blocks. A chip memory map is shown in Figure 5.

The implementation of a new architecture, with many enhanced features, will improve the device operating characteristics and results in greater product reliability and ease of use.

Among the significant enhancements of the LH28F400SU-NC:

- 5 V Read, Write/Erase Operation (5 V V<sub>CC</sub>, V<sub>PP</sub>)
- Low Power Capability
- Improved Write Performance
- Dedicated Block Write/Erase Protection
- Command-Controlled Memory Protection Set/Reset Capability

A Command User Interface (CUI) serves as the system interface between the microprocessor or microcontroller and the internal memory operation.

Internal Algorithm Automation allows Byte Writes and Block Erase operations to be executed using a Two-Write command sequence to the CUI in the same way as the LH28F008SA 8M Flash Memory.

A Superset of commands have been added to the basic LH28F008SA command-set to achieve higher write performance and provide additional capabilities. These new commands and features include:

- · Software Locking of Memory Blocks
- Memory Protection Set/Reset Capability
- Two-Byte Serial Writes in 8-bit Systems
- · Erase All Unlocked Blocks

Writing of memory data is performed typically within 13 µs per byte or within 20 µs per word. A Block Erase operation erases one of the 32 blocks in typically 0.6 seconds, independent of the other blocks.

LH28F400SU-NC allows to erase all unlocked blocks. It is desirable in case of which you have to implement Erase operation maximum 32 times.

Only in x8 mode, LH28F400SU-NC enables Two-Byte Serial Write which is operated by three times command input. Writing of memory data is performed typically within 20 µs per two-byte. This feature can improve 8-bit system write performance by up to typically 10 µs per byte.

All operations are started by a sequence of Write commands to the device. Status Register (described in detail later) and a  $\overline{\text{RY}}/\overline{\text{BY}}$  output pin provide information on the progress of the requested operation.

Same as the LH28F008SA, LH28F400SU-NC requires an operation to complete before the next operation can be requested, also it allows to suspend block erase to read data from any other block, and allow to resume erase operation.

The LH28F400SU-NC provides user-selectable block locking to protect code or data such as Device Drivers, PCMCIA card information, ROM-Executable OS or Application Code. Each block has an associated non-volatile lock-bit which determines the lock status of the block. In addition, the LH28F400SU-NC has a software controlled master Write Protect circuit which prevents any modifications to memory blocks whose lock-bits are set.

When the device power-up or  $\overline{RP}$  turns High, Write Protect Set/Confirm command must be written. Otherwise, all lock bits in the device remain being locked, can't perform the Write to each block and single Block Erase. Write Protect Set/Confirm command must be written to reflect the actual lock status. However, when the device power-on or  $\overline{RP}$  turns High, Erase All Unlocked Blocks can be used. If used, Erase is performed with reflecting actual lock status, and after that Write and Block Erase can be used.

The LH28F400SU-NC contains a Compatible Status Register (CSR) which is 100% compatible with the LH28F008SA Flash memory's Status Register. This register, when used alone, provides a straightforward upgrade capability to the LH28F004SUT-NC from a LH28F008SA-based design.

The LH28F400SU-NC incorporates an open drain  $\overline{RY}/\overline{BY}$  output pin. This feature allows the user to ORtie many  $\overline{RY}/\overline{BY}$  pins together in a multiple memory configuration such as a Resident Flash Array.

The LH28F400SU-NC is specified for a maximum access time of 60 ns ( $t_{ACC}$ ) at 5 V operation (4.75 to 5.25 V), and 70 ns ( $t_{ACC}$ ) at 5 V operation (4.5 to 5.5 V) over the commercial temperature range (0 to +70°C).

The LH28F400SU-NC incorporates an Automatic Power Saving (APS) feature which substantially reduces the active current when the device is in static mode of operation (addresses not switching).

In APS mode, the typical I<sub>CC</sub> Current is 2 mA at 5 V.

A Deep Power-Down mode of operation is invoked when the  $\overline{RP}$  (called  $\overline{PWD}$  on the LH28F008SA) pin transitions low, any current operation is aborted and the device is put into the deep power down mode. This mode brings the device power consumption to less than 5  $\mu$ A and provides additional write protection by acting as a device reset pin during power transitions. When the power is turned on,  $\overline{RP}$  pin is turned to low in order to return the device to default configuration. When the power transition is occured, or at the power on/off  $\overline{RP}$  pin is required to stay low in order to protect data from noise. A recovery time of 480 ns is required from  $\overline{RP}$  switching high until outputs are again valid. In the Deep Power-Down State, the WSM is reset (any current operation will abort) and the CSR register is cleared.

A CMOS Standby mode of operation is enabled when  $\overline{\text{CE}}$  transitions high and  $\overline{\text{RP}}$  stays high with all input control pins at CMOS levels. In this mode, the device draws an  $I_{CC}$  standby current of 10  $\mu$ A.

### **MEMORY MAP**

7FFFFH 7C000H	16KB BLOCK	31
7BFFFH 78000H	16KB BLOCK	30
77FFFH 74000H	16KB BLOCK	29
73FFFH 70000H	16KB BLOCK	28
6FFFFH 6C000H	16KB BLOCK	27
6BFFFH 68000H	16KB BLOCK	26
67FFFH 64000H	16KB BLOCK	25
63FFFH 60000H	16KB BLOCK	24
5FFFFH 5C000H	16KB BLOCK	23
5BFFFH 58000H	16KB BLOCK	22
57FFFH	16KB BLOCK	21
54000H 53FFFH 50000H	16KB BLOCK	20
4FFFFH	16KB BLOCK	19
4C000H 4BFFFH	16KB BLOCK	18
48000H 47FFFH	16KB BLOCK	17
44000H 43FFFH	16KB BLOCK	16
40000H 3FFFFH	16KB BLOCK	15
3C000H 3BFFFH	16KB BLOCK	14
38000H 37FFFH	16KB BLOCK	13
34000H 33FFFH	16KB BLOCK	12
30000H 2FFFFH	16KB BLOCK	11
2C000H 2BFFFH	16KB BLOCK	
28000H 27FFFH		10
24000H 23FFFH	16KB BLOCK	9
20000H 1FFFFH	16KB BLOCK	8
1C000H 1BFFFH	16KB BLOCK	7
18000H 17FFFH	16KB BLOCK	6
14000H	16KB BLOCK	5
13FFFH 10000H	16KB BLOCK	4
0FFFFH 0C000H	16KB BLOCK	3
0BFFFH 08000H	16KB BLOCK	2
07FFFH 04000H	16KB BLOCK	1
03FFFH	16KB BLOCK	0
00000H	L	

#### NOTE:

In Byte-wide (x8) mode  $A_1$  is the lowest order address. In Word-wide (x16) mode  $A_1$  don't care, address values are ignored  $A_1$ .

Figure 5. Memory Map

# **BUS OPERATIONS, COMMANDS AND STATUS REGISTER DEFINITIONS**

# **Bus Operations for Word-Wide Mode (BYTE = VIH)**

MODE	RP	CE	ŌĒ	WE	A <sub>0</sub>	DQ <sub>0-15</sub>	RY/BY	NOTE
Read	$V_{IH}$	$V_{IL}$	$V_{IL}$	$V_{IH}$	Х	D <sub>OUT</sub>	Х	1, 2, 7
Output Disable	$V_{IH}$	$V_{IL}$	$V_{IH}$	$V_{IH}$	Х	High-Z	Х	1, 6, 7
Standby	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	High-Z	Х	1, 6, 7
Deep Power-Down	V <sub>IL</sub>	Х	Х	Х	Х	High-Z	V <sub>OH</sub>	1, 3
Manufacturer ID	V <sub>IH</sub>	V <sub>IL</sub>	$V_{IL}$	V <sub>IH</sub>	$V_{IL}$	00B0H	V <sub>OH</sub>	4
Device ID	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	ID	V <sub>OH</sub>	4
Write	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	D <sub>IN</sub>	Х	1, 5, 6

# Bus Operations for Byte-Wide Mode ( $\overline{BYTE} = V_{IL}$ )

MODE	RP	CE	ŌĒ	WE	A <sub>0</sub>	DQ <sub>0-7</sub>	RY/BY	NOTE
Read	V <sub>IH</sub>	V <sub>IL</sub>	$V_{IL}$	V <sub>IH</sub>	Х	D <sub>OUT</sub>	Х	1, 2, 7
Output Disable	$V_{IH}$	V <sub>IL</sub>	$V_{IH}$	$V_{IH}$	Х	High-Z	Х	1, 6, 7
Standby	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	High-Z	Х	1, 6, 7
Deep Power-Down	$V_{IL}$	Х	Х	Х	Х	High-Z	V <sub>OH</sub>	1, 3
Manufacturer ID	$V_{IH}$	V <sub>IL</sub>	$V_{IL}$	V <sub>IH</sub>	$V_{IL}$	вон	V <sub>OH</sub>	4
Device ID	V <sub>IH</sub>	V <sub>IL</sub>	$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>	ID	V <sub>OH</sub>	4
Write	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	D <sub>IN</sub>	Х	1, 5, 6

- 1.  $\underline{X}$  can be  $V_{IH}$  or  $V_{IL}$  for address or control pins except for  $\overline{RY}/\overline{BY}$ , which is either  $V_{OL}$  or  $V_{OH}$ .
- RY/BY output is open drain. When the WSM is ready, Erase is suspended or the device is in deep power-down mode, RY/BY will be at V<sub>OL</sub> if it is tied to V<sub>CC</sub> through a resistor. When the RY/BY at V<sub>OL</sub> is independent of OE while a WSM operation is in progress.
- 3.  $\overline{RP}$  at GND ± 0.2 V ensures the lowest deep power-down current.
- A<sub>0</sub> at V<sub>IL</sub> provide manufacturer ID codes. A<sub>0</sub> at V<sub>IH</sub> provide device ID codes. Device ID code= 21H (x8). Device ID Code = 6621H (x16). All other addresses are set to zero.
- 5. Commands for different Erase operations, Data Write operations, and Lock-Block operations can only be successfully completed when  $V_{PP} = V_{PPH}$ .
- While the WSM is running, RY/BY in Level-Mode (default) stays at V<sub>OL</sub> until all operations are complete. RY/BY goes to V<sub>OH</sub> when the WSM is not busy or in erase suspend mode.
- RY/BY may be at V<sub>OL</sub> while the WSM is busy performing various operations. For example, a status register read during a write operation.
- 8. Only to  $\overline{RP}$ ,  $V_{IH}$  (MIN.) = 2.4 V at TTL-level input.

# LH28F008SA-Compatible Mode Command Bus Definitions

COMMAND	FIR	ST BUS CYCI	_E	SEC	NOTE		
COMMAND	OPER.	ADDRESS	DATA	OPER.	ADDRESS	DATA	NOTE
Read Array	Write	Х	FFH	Read	AA	AD	
Intelligent Identifier	Write	Х	90H	Read	IA	ID	1
Read Compatible Status Register	Write	Х	70H	Read	Х	CSRD	2
Clear Status Register	Write	Х	50H				3
Word Write	Write	X	40H	Write	WA	WD	
Alternate Word Write	Write	Х	10H	Write	WA	WD	
Block Erase/Confirm	Write	Х	20H	Write	BA	D0H	4
Erase Suspend/Resume	Write	Х	ВОН	Write	Х	D0H	4

ADDRESS DATA

AA = Array Address
BA = Block Address
IA = Identifier Address
WA = Write Address
WD = Write Data

X = Don't Care

#### NOTES:

- 1. Following the intelligent identifier command, two Read operations access the manufacturer and device signature codes.
- 2. The CSR is automatically available after device enters Data Write, Erase or Suspend operations.
- 3. Clears CSR.3, CSR.4, and CSR.5. See Status register definitions.
- 4. While device performs Block Erase, if you issue Erase Suspend command (B0H), be sure to confirm ESS (Erase-Suspend-Status) is set to 1 on compatible status register. In the case, ESS bit was not set to 1, also completed the Erase (ESS = 0, WSMS = 1), be sure to issue Resume command (D0H) after completed next Erase command. Beside, when the Erase Suspend command is issued, while the device is not in Erase, be sure to issue Resume command (D0H) after the next erase complete.

### LH28F400SU-NC Performance Enhancement Command Bus Definitions

COMMAND	MODE	FIRST BUS CYCLE			SECOND BUS CYCLE			THIRD BUS CYCLE			NOTE
COMMAND	MODE	OPER.	ADD.	DATA	OPER.	ADD.	DATA	OPER.	ADD.	DATA	NOTE
Protect Set/Confirm		Write	Х	57H	Write	0FFH	D0H				1, 2
Protect Reset/Confirm		Write	Х	47H	Write	0FFH	D0H				3
Lock Block/Confirm		Write	Х	77H	Write	BA	D0H				1, 2, 4
Erase All Unlocked Blocks		Write	Х	А7Н	Write	Х	D0H				1, 2
Two-Byte Write	х8	Write	Х	FBH	Write	A <sub>-1</sub>	WD (L, H)	Write	WA	WD (H, L)	1, 2, 5

ADDRESS DATA

BA = Block Address AD = Array Data

 $WA = Write \ Address$   $WD (L, H) = Write \ Data (Low, High)$  $X = Don't \ Care$   $WD (H, L) = Write \ Data (High, Low)$ 

- 1. After initial device power-up, or return from deep power-down mode, the block lock status bits default to the locked state independent of the data in the corresponding lock bits. In order to upload the lock bit status, it requires to write Protect Set/Confirm command.
- 2. To reflect the actual lock-bit status, the Protect Set/Confirm command must be written after Lock Block/Confirm command.
- 3. When Protect Reset/Confirm command is written, all blocks can be written and erased regardless of the state of the lock-bits.
- 4. The Lock Block/Confirm command must be written after Protect Reset/Confirm command was written.
- 5. A<sub>1</sub> is automatically complemented to load second byte of data. A<sub>1</sub> value determines which WD is supplied first: A<sub>1</sub> = 0 looks at the WDL, A<sub>1</sub> = 1 looks at the WDH. In word-wide (x16) mode A<sub>1</sub>, don't care.
- Second bus cycle address of Protect Set/Confirm and Protect Reset/Confirm command is 0FFH. Specifically A<sub>9</sub> A<sub>8</sub> = 0, A<sub>7</sub> A<sub>0</sub> = 1, others are don't care.

# **Compatible Status Register**

WSMS	ESS	ES	DWS	VPPS	R	R	R
7	6	5	4	3	2	1	0

CSR.7 = WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

CSR.6 = ERASE-SUSPEND STATUS (ESS)

1 = Erase Suspended

0 = Erase in Progress/Completed

CSR.5 = ERASE STATUS (ES)

1 = Error in Block Erasure

0 = Successful Block Erase

CSR.4 = DATA-WRITE STATUS (DWS)

1 = Error in Data Write

0 = Data Write Successful

 $CSR.3 = V_{PP} STATUS (VPPS)$ 

1 = V<sub>PP</sub> Low Detect, Operation Abort

 $0 = V_{PP} OK$ 

#### NOTES:

- RY/BY output or WSMS bit must be checked to determine completion of an operation (Erase Suspend, Erase or Data Write) before the appropriate Status bit (ESS, ES or DWS) is checked for success.
- If DWS and ES are set to '1' during an erase attempt, an improper command sequence was entered. Clear the CSR and attempt the operation again.
- The VPPS bit, unlike an A/D converter, does not provide continuous indication of V<sub>PP</sub> level. The WSM interrogates V<sub>PP</sub>'s level only after the Data-Write or Erase command sequences have been entered, and informs the system if V<sub>PP</sub> has not been switched on. VPPS is not guaranteed to report accurate feedback between V<sub>PPL</sub> and V<sub>PPH</sub>.
- CSR.2 CSR.0 = Reserved for further enhancements.
   These bits are reserved for future use and should be masked out when polling the CSR.

# 4M FLASH MEMORY SOFTWARE ALGORITHMS

### Overview

With the advanced Command User Interface, its Performance Enhancement commands and Status Registers, the software code required to perform a given operation may become more intensive but it will result in much higher write/erase performance compared with current flash memory architectures.

The software flowcharts describing how a given operation proceeds are shown here. Figures 4 through 6 depict flowcharts using the 2nd generation flash device in the LH28F008SA-compatible mode. Figures 7 through 12 depict flowcharts using the 2nd generation flash device's performance enhancement commands mode.

When the device power-up or the device is reset by  $\overline{RP}$  pin, all blocks come up locked. Therefore, Word/Byte Write, Two Byte Serial Write and Block Erase can not be performed in each block. However, at that time, Erase All Unlocked Block is performed normally, if used, and reflect actual lock status, also the unlocked block data is erased. When the device power-up or the device is reset by  $\overline{RP}$  pin, Set Write Protect command must be written to reflect actual block lock status.

Reset Write Protect command must be written before Write Block Lock command. To reflect actual block lock status, Set Write Protect command is succeeded. The Compatible Status Register (CSR) is used to determine which blocks are locked. In order to see Lock Status of a certain block, a Word/Byte Write command (WA = Block Address, WD = FHH) is written to the CUI, after issuing Set Write Protect command. If CSR.7, CSR.5 and CSR.4 (WSMS, ES and DWS) are set to '1's, the block is locked. If CSR.7 is set to '1', the block is not locked.

Reset Write Protect command enables Write/Erase operation to each block.


In the case of Block Erase is performed, the block lock information is also erased. Block Lock command and Set Write Protect command must be written to prohibit Write/Erase operation to each block.

There are unassigned commands. It is not recommended that the customer use any command other than the valid commands specified in "Command Bus Definitions". Sharp reserved the right to redefine these codes for future functions.

Please do not execute reprogramming 0 for the bit which has already been programmed 0. Overwrite operation may generate unerasable bit. In case of reprogramming 0 to the Byte data which has been programmed 1.

- Program 0 for the bit in which you want to change data from 1 to 0.
- Program 1 for the bit which has already been programmed 0.

For example, changing Byte data from 10111101 to 10111100 requires 11111110 programming.



BUS OPERATION	COMMAND	COMMENTS
Write	Word/Byte Write	D = 40H or 10H A = X
Write		D = WD A = WA
Read		Q = CSRD Toggle CE or OE to update CSRD. A = X
Standby		Check CSR.7 1 = WSM Ready 0 = WSM Busy


Repeat for subsequent Word/Byte Writes.

CSR Full Status Check can be done after each Word/Byte Write, or after a sequence of Word/Byte Writes.

Write FFH after the last operation to reset device to read array mode.

See Command Bus Cycle notes for description of codes.


# **CSR FULL STATUS CHECK PROCEDURE**



BUS OPERATION	COMMAND	COMMENTS
Standby		Check CSR.4, 5 1 = Data Write Unsuccessful 0 = Data Write Successful
Standby		Check CSR.3 1 = V <sub>PP</sub> Low Detect 0 = V <sub>PP</sub> OK

 $\ensuremath{\mathsf{CSR.3}},\,4,\,5$  should be cleared, if set, before further attempts are initiated.

Figure 6. Word/Byte Writes with Compatible Status Register



BUS OPERATION	COMMAND	COMMENTS
Write	Block Erase	D = 20H A = X
Write	Confirm	D = D0H A = BA
Read		Q = CSRD Toggle CE or OE to update CSRD. A = X
Standby		Check CSR.7 1 = WSM Ready 0 = WSM Busy


Repeat for subsequent Block Erasures.

CSR Full Status Check can be done after each Block Erase, or after a sequence of Block Erasures.

Write FFH after the last operation to reset device to read array mode.

See Command Bus Cycle notes for description of codes.

#### **CSR FULL STATUS CHECK PROCEDURE**



BUS OPERATION	COMMAND	COMMENTS
Standby		Check CSR.4, 5 1 = Erase Error 0 = Erase Successful Both 1 = Command Sequence Error
Standby		Check CSR.3 1 = V <sub>PP</sub> Low Detect 0 = V <sub>PP</sub> OK

 $\ensuremath{\mathsf{CSR.3}}, 4, 5$  should be cleared, if set, before further attempts are initiated.

#### NOTE:

If CSR.3 (VPPS) is set to '1', after clearing CSR.3/4/5,

- Issue Reset WP command.
- 2. Retry Single Block Erase command.
- 3. Set WP command is issued, if necessary.

If CSR.3 (VPPS) is set to '0', after clearing CSR.3/4/5,

1. Retry Single Block Erase command.

If power is off or  $\overline{RP}$  is low during erase operation,

- 1. Clear CSR.3/4/5 and issue Reset WP command,
- 2. Retry Single Block Erase command.
- 3. Set WP command is issued, if necessary.

Figure 7. Block Erase with Compatible Status Register





Figure 8. Erase Suspend to Read Array with Compatible Status Register



BUS OPERATION	COMMAND	COMMENTS
Read		Q = CSRD Toggle CE or OE to update CSRD. 1 = WSM Ready 0 = WSM Busy
Write	Reset Write Protect	After Write D = 47H A = X, Write D = D0H A = 0FFH
Read		Q = CSRD Toggle CE or OE to update CSRD. 1 = WSM Ready 0 = WSM Busy
Write	Lock Block	D = 77H A = X
Write	Confirm	D = D0H A = BA
Read		Q = CSRD Toggle CE or OE to update CSRD. 1 = WSM Ready 0 = WSM Busy
Write	Set Write Protect	After Write D = 57H A = X, Write D = D0H A = 0FFH

#### NOTE

See CSR Full Status Check for Data-Write operation.

If CSR.4, 5 is set, as it is command sequence error, should be cleared before further attempts are initiated.

Write FFH after the last operation to reset device to read

Write FFH after the last operation to reset device to read array mode.

See Command Bus Definitions for description of codes.

Figure 9. Block Locking Scheme





Figure 10. Updating Data in a Locked Block



(Apply to LH28F400SU, x16/x8, 48TSOP/56TSOP/44SOP)

BUS OPERATION	COMMAND	COMMENTS
Read		Q = CSRD Toggle CE or OE to update CSRD. 1 = WSM Ready 0 = WSM Busy
Write	2-Byte Write	D = FBH A = X
Write		D = WD  A <sub>.1</sub> = 0 loads low byte of Data Register. A <sub>.1</sub> = 1 loads high byte of Data Register. Other Addresses = X
Write		D = WD A = WA Internally, A <sub>-1</sub> is automatically complemented to load the alternate byte location of the Data Register.
Read		Q = CSRD Toggle CE or OE to update CSRD. 1 = WSM Ready 0 = WSM Busy

#### NOTE:


If CSR.4, 5 is set, as it is command sequence error, should be cleared before further attempts are initiated.

CSR Full Status Check can be done after each 2-Byte Write, or after a sequence of 2-Byte Writes.

Write FFH after the last operation to reset device to read array mode.

See Command Bus Cycle notes for description of codes.

Figure 11. Two-Byte Serial Writes with Compatible Status Registers (LH28F400SU)



BUS OPERATION	COMMAND	COMMENTS
Write	Erase All Unlocked Blocks	D = A7H A = X
Write	Confirm	D = D0H A = X
Read		Q = CSRD Toggle CE or OE to update CSRD A = X
Standby		Check CSR.7 1 = WSM Ready 0 = WSM Busy

CSR Full Status Check can be done after Erase All Unlocked Block, or after a sequence of Erasures.

Write FFH after the last operation to reset device to read array mode.


See Command Bus Cycle notes for description of codes.

#### NOTE:

Where power off or RP is set low during erase operation,

- 1. Clear CSR.3/4/5 and issue Reset WP command,
- Retry Erase All Unlocked Block Erase command to erase all blocks, or issue Single Block Erase to erase all of the unlocked blocks in sequence.
- 3. Set WP command is issued, if necessary.

### **CSR FULL STATUS CHECK PROCEDURE**



BUS OPERATION	COMMAND	COMMENTS
Standby		Check CSR.4, 5 1 = Erase Error 0 = Erase Successful Both 1 = Command Sequence Error
Standby		Check CSR.3 1 = V <sub>PP</sub> Low Detect 0 = V <sub>PP</sub> OK

CSR.3, 4, 5 should be cleared, if set, before further attempts are initiated.

#### NOTE:

If CSR.3 (VPPS) is set to '1', after clearing CSR.3/4/5,

- 1. Issue Reset WP command,
- Retry Erase All Unlocked Block Erase command to erase all blocks, or issue Single Block Erase to erase all of the unlocked blocks in sequence.
- 3. Set WP command is issued, if necessary.

If CSR.3 (VPPS) is set to '0', after clearing CSR.3/4/5,

1. Retry Erase All Unlocked Block Erase command.

Figure 12. Erase All Unlocked Blocks with Compatible Status Registers




Figure 13. Set Write Protect




Figure 14. Reset Write Protect

# **ELECTRICAL SPECIFICATIONS**

# **Absolute Maximum Ratings\***

Temperature under bias ...... 0°C to +80°C Storage temperature .....-65°C to +125°C \*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

# $V_{CC} = 5.0 V \pm 0.5 V$ Systems

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
T <sub>A</sub>	Operating Temperature, Commercial	0	70.0	°C	Ambient Temperature	1
V <sub>CC</sub>	V <sub>CC</sub> with Respect to GND	-0.2	7.0	V		2
V <sub>PP</sub>	V <sub>PP</sub> Supply Voltage with Respect to GND	-0.2	7.0	V		2
V	Voltage on any Pin (Except $V_{CC}$ , $V_{PP}$ ) with Respect to GND	-0.5	7.0	V		2
I	Current into any Non-Supply Pin		±30	mA		
I <sub>OUT</sub>	Output Short Circuit Current		100.0	mA		3

#### NOTES:

- 1. Operating temperature is for commercial product defined by this specification.
- 2. Minimum DC voltage is -0.5 V on input/output pins. During transitions, this level may undershoot to -2.0 V for periods < 20 ns. Maximum DC voltage on input/output pins is  $V_{CC}$  + 0.5 V which, during transitions, may overshoot to  $V_{CC}$  + 2.0 V for periods < 20 ns. 3. Output shorted for no more than one second. No more than one output shorted at a time.

# Capacitance

# For 5.0 V Systems

SYMBOL	PARAMETER	TYP.	MAX.	UNITS	TEST CONDITIONS	NOTE
Capacitance Looking into an Address/Control Pin		7	10	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz	1
C <sub>IN</sub>	Capacitance Looking into an Address/Control Pin A <sub>1</sub>		12	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz	1
C <sub>OUT</sub>	Capacitance Looking into an Output Pin	9	12	pF	T <sub>A</sub> = 25°C, f = 1.0 MHz	1
C <sub>LOAD</sub>	Load Capacitance Driven by Outputs for Timing Specifications		100	pF	For V <sub>CC</sub> = 5.0 V ±0.5 V	1
	Equivalent Testing Load Circuit V <sub>CC</sub> ± 10%		2.5	ns	25 $\Omega$ transmission line delay	

### NOTE:

1. Sampled, not 100% tested.

# **Timing Nomenclature**

For 5.0 V systems use the standard JEDEC cross point definitions.

Each timing parameter consists of 5 characters. Some common examples are defined below:

 $t_{CE}$   $t_{ELQV}$  time (t) from  $\overline{CE}$  (E) going low (L) to the outputs (Q) becoming valid (V)

 $t_{OE}$   $t_{GLQV}$  time (t) from  $\overline{OE}$  (G) going low (L) to the outputs (Q) becoming valid (V)

t<sub>ACC</sub> t<sub>AVQV</sub> time (t) from address (A) valid (V) to the outputs (Q) becoming valid (V)

 $t_{AS}$   $t_{AVWH}$  time (t) from address (A) valid (V) to  $\overline{WE}$  (W) going high (H)

t<sub>DH</sub> t<sub>WHDX</sub> time (t) from WE (W) going high (H) to when the data (D) can become undefined (X)

	PIN CHARACTERS		PIN STATES
Α	Address Inputs	Н	High
D	Data Inputs	L	Low
Q	Data Outputs	V	Valid
Е	CE (Chip Enable)	Х	Driven, but not necessarily valid
G	OE (Output Enable)	Z	High Impedance
W	WE (Write Enable)		
Р	RP (Deep Power-Down Pin)		
R	RY/BY (Ready/Busy)		
V	Any Voltage Level		
5 V	V <sub>CC</sub> at 4.5 V Min.		




Figure 15. Transient Input/Output Reference Waveform (V<sub>CC</sub> = 5.0 V ±0.5 V)




Figure 16. Transient Input/Output Reference Waveform ( $V_{CC} = 5.0 \text{ V} \pm .25 \text{ V}$ )




Figure 17. Transient Equivalent Testing Load Circuit ( $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$ )




Figure 18. Transient Equivalent Testing Load Circuit ( $V_{CC} = 5.0 \text{ V} \pm .25 \text{ V}$ )

# **DC Characteristics**

 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ 

SYMBOL	PARAMETER	TYP.	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
I <sub>IL</sub>	Input Load Current			±1	μA	$V_{CC} = V_{CC}$ MAX., $V_{IN} = V_{CC}$ or GND	1
I <sub>LO</sub>	Output Leakage Current			±10	μA	$V_{CC} = V_{CC}$ MAX., $V_{IN} = V_{CC}$ or GND	1
				10	μA	$\begin{aligned} & \frac{V_{CC} = V_{CC} \; MAX.,}{\overline{CE},  \overline{RP} = V_{CC} \; \pm 0.2 \; V} \\ & \overline{BYTE} = V_{CC} \; \pm 0.2 \; V \; or \; GND \; \pm 0.2 \; V \end{aligned}$	1, 4
I <sub>ccs</sub>	V <sub>CC</sub> Standby Current	1		4	mA	$\begin{aligned} & \frac{V_{CC}}{\overline{CE},  \overline{RP}} = V_{IH} \\ & \overline{BYTE} = V_{IH} \text{ or } V_{IL} \end{aligned}$	1, 4
I <sub>CCD</sub>	V <sub>CC</sub> Deep Power-Down Current	0.2		5	μΑ	RP = GND ±0.2 V	1
I <sub>CCR</sub> <sup>1</sup>	V <sub>CC</sub> Read Current			60	mA	$\begin{split} & V_{CC} = V_{CC} \text{ MAX.,} \\ & \underline{CMOS: CE} = \text{GND } \pm 0.2 \text{ V} \\ & \underline{BYTE} = \text{GND } \pm 0.2 \text{ V or } V_{CC} \pm 0.2 \text{ V} \\ & \text{Inputs} = \text{GND } \pm 0.2 \text{ V or } V_{CC} \pm 0.2 \text{ V} \\ & \underline{TTL: CE} = V_{IL,} \\ & \underline{BYTE} = V_{IL} \text{ or } V_{IH} \\ & \text{Inputs} = V_{IL} \text{ or } V_{IH} \\ & \text{f} = 10 \text{ MHz, } I_{OUT} = 0 \text{ mA} \end{split}$	1, 3, 4
I <sub>CCR</sub> <sup>2</sup>	V <sub>CC</sub> Read Current	16		30	mA	$\begin{split} & V_{CC} = V_{\underline{CC}} \text{ MAX.,} \\ & \underline{CMOS:} \ \overline{CE} = \text{GND} \ \pm 0.2 \ \text{V} \\ & \overline{BYTE} = V_{CC} \ \pm 0.2 \ \text{V or GND} \ \pm 0.2 \ \text{V} \\ & \text{Inputs} = \text{GND} \ \pm 0.2 \ \text{V or } V_{CC} \ \pm 0.2 \ \text{V} \\ & \underline{TTL:} \ \overline{CE} = V_{IL,} \\ & \overline{BYTE} = V_{IH} \ \text{or } V_{IL} \\ & \text{Inputs} = V_{IL} \ \text{or } V_{IH}, \\ & \text{f} = 5 \ \text{MHz}, \ I_{OUT} = 0 \ \text{mA} \end{split}$	1, 3, 4
I <sub>CCW</sub>	V <sub>CC</sub> Write Current	18		35	mA	Word/Byte Write in Progress	1
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase Current	18		25	mA	Block Erase in Progress	1
I <sub>CCES</sub>	V <sub>CC</sub> Erase Suspend Current	5		10	mA	CE = V <sub>IH</sub> Block Erase Suspended	1, 2
I <sub>PPS</sub>	V <sub>PP</sub> Standby Current	±1		±10	μA	$V_{PP} \leq V_{CC}$	1
I <sub>PPD</sub>	V <sub>PP</sub> Deep Power-Down Current	0.2		5	μΑ	RP = GND ±0.2 V	1

# **DC Characteristics (Continued)**

 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, T_A = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ 

SYMBOL	PARAMETER	TYP.	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
I <sub>PPR</sub>	V <sub>PP</sub> Read Current			200	μA	V <sub>PP</sub> > V <sub>CC</sub>	1
I <sub>PPW</sub>	V <sub>PP</sub> Write Current	15		35	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Word/Byte Write in Progress	1
I <sub>PPE</sub>	V <sub>PP</sub> Erase Current	20		40	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Block Erase in Progress	1
I <sub>PPES</sub>	V <sub>PP</sub> Erase Suspend Current	65		200	μΑ	$V_{PP} = V_{PPH}$ , Block Erase Suspended	1
V <sub>IL</sub>	Input Low Voltage		-0.5	0.8	٧		
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V		5
V <sub>OL</sub>	Output Low Voltage			0.45	٧	$V_{CC} = V_{CC}$ MIN. and $I_{OL} = 5.8$ mA	
V <sub>OH</sub> <sup>1</sup>	Output High Voltage		0.85 V <sub>CC</sub>		٧	$I_{OH}$ = 2.5 mA $V_{CC}$ = $V_{CC}$ MIN.	
V <sub>OH</sub> <sup>2</sup>	Output High Voltage		V <sub>CC</sub> - 0.4		٧	$I_{OH}$ = 100 $\mu$ A $V_{CC}$ = $V_{CC}$ MIN.	
V <sub>PPL</sub>	V <sub>PP</sub> during Normal Operations		0.0	5.5	V		
V <sub>PPH</sub>	V <sub>PP</sub> during Write/Erase Operations	5.0	4.5	5.5	V		
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		1.4		V		

- 1. All currents are in RMS unless otherwise noted. Typical values at  $V_{CC} = 5.0 \text{ V}$ ,  $V_{PP} = 5.0 \text{ V}$ ,  $T = 25^{\circ}\text{C}$ . These currents are valid for all product versions (package and speeds).
- 2. I<sub>CCES</sub> is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of  $I_{CCES}$  and  $I_{CCR}$ .

  3. Automatic Power Saving (APS) reduces  $I_{CCR}$  to less than 2 mA in Static operation.

  4. CMOS inputs are either  $V_{CC} \pm 0.2 \text{ V}$  or GND  $\pm 0.2 \text{ V}$ .TTL Inputs are either  $V_{IL}$  or  $V_{IH}$ .

- 5. Only to  $\overline{RP}$ ,  $V_{IH}$  (MIN.) = 2.4 V at VTTL-level input.

# AC Characteristics - Read Only Operations<sup>1</sup>

 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, T_A = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ 

SYMBOL	PARAMETER	V <sub>CC</sub> = 5.0	V ± 0.25 V	V <sub>CC</sub> = 5.0	V ± 0.5 V	UNITS	NOTE
STWIBOL	PARAIVIETER	MIN.	MAX.	MIN.	MAX.	UNITS	NOTE
t <sub>AVAV</sub>	Read Cycle Time	60		70		ns	
t <sub>AVGL</sub>	Address Setup to OE Going Low	0		0		ns	3
t <sub>AVQV</sub>	Address to Output Delay		60		70	ns	
t <sub>ELQV</sub>	CE to Output Delay		60		70	ns	2
t <sub>PHQV</sub>	RP High to Output Delay		400		430	ns	
t <sub>GLQV</sub>	OE to Output Delay		30		35	ns	2
t <sub>ELQX</sub>	CE to Output in Low Z	0		0		ns	3
t <sub>EHQZ</sub>	CE to Output in High Z		25		30	ns	3
t <sub>GLQX</sub>	OE to Output in Low Z	0		0		ns	3
t <sub>GHQZ</sub>	OE to Output in High Z		25		30	ns	3
t <sub>OH</sub>	Output Hold from Address, $\overline{\text{CE}}$ or $\overline{\text{OE}}$ change, whichever occurs first	0		0		ns	3
t <sub>FLGZ</sub>	BYTE Low to Output in High Z		40		45	ns	3
t <sub>FLEL</sub>	BYTE High or Low to CE Low	15		15		ns	3

- 1. See AC Input/Output Reference Waveforms for timing measurements.
- 2.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{ELQV}}$   $t_{\text{GLQV}}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{ELQV}}$ .
- Sampled, not 100% tested.
   Only to RP, V<sub>IH</sub> (MIN.) = 2.4 V.




Figure 19. Read Timing Waveforms




Figure 20. BYTE Timing Waveforms

# POWER-UP AND RESETTIMINGS




Figure 21.  $V_{CC}$  Power-Up and  $\overline{RP}$  Reset Waveforms

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTE
t <sub>PL5V</sub>	RP Low to V <sub>CC</sub> at 4.5 V MIN.	0		μs	1
t <sub>AVQV</sub>	Address Valid to Data Valid for V <sub>CC</sub> = 5 V ± 10%		75	ns	2
t <sub>PHQV</sub>	$\overline{RP}$ High to Data Valid for $V_{CC} = 5 \text{ V} \pm 10\%$		430	ns	2

#### NOTES:

 $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are switched low after Power-Up.

- 1. The power supply may start to switch concurrently with  $\overline{RP}$  going Low.  $\overline{RP}$  is required to stay low, until  $V_{CC}$  stays at recommended operating voltage.
- The address access time and RP high to data valid time are shown for 5.0 V V<sub>CC</sub> operation. Refer to the AC Characteristics Read Only Operations also.

# AC Characteristics for WE - Controlled Command Write Operations¹

 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, T_A = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ 

SYMBO-	DADAMETED	TYP.	V <sub>CC</sub> = 5.0	V ± 0.25 V	V <sub>CC</sub> = 5.0	0 V ± 0.5 V	LIMITO	NOTE
L	PARAMETER	TYP.	MIN.	MAX.	MIN.	MAX.	UNITS	NOTE
t <sub>AVAV</sub>	Write Cycle Time		60		70		ns	
t <sub>VPWH</sub>	$V_{PP}$ Set up to $\overline{WE}$ Going High		100		100		ns	3
t <sub>PHEL</sub>	RP Setup to CE Going Low		400		430		ns	
t <sub>ELWL</sub>	CE Setup to WE Going Low		0		0		ns	
t <sub>AVWH</sub>	Address Setup to WE Going High		55		60		ns	2, 6
t <sub>DVWH</sub>	Data Setup to WE Going High		55		60		ns	2, 6
t <sub>WLWH</sub>	WE Pulse Width		55		60		ns	
t <sub>WHDX</sub>	Data Hold from WE High		0		0		ns	2
t <sub>WHAX</sub>	Address Hold from WE High		10		10		ns	2
t <sub>WHEH</sub>	CE Hold from WE High		10		10		ns	
t <sub>WHWL</sub>	WE Pulse Width High		30		30		ns	
t <sub>GHWL</sub>	Read Recovery before Write		0		0		ns	
t <sub>WHRL</sub>	WE High to RY/BY Going Low			100		100	ns	
t <sub>RHPL</sub>	$\overline{\text{RP}}$ Hold from Valid Status Register Data and $\overline{\text{RY}}/\overline{\text{BY}}$ High		0		0		ns	3
t <sub>PHWL</sub>	RP High Recovery to WE Going Low		1		1		μs	
t <sub>WHGL</sub>	Write Recovery before Read		60		65		ns	
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid Status Register Data and $\overline{RY}/\overline{BY}$ High		0		0		μs	
t <sub>WHQV</sub> 1	Duration of Byte Write Operation	13	4.5		4.5		μs	4, 5
t <sub>WHQV</sub> <sup>2</sup>	Duration of Block Erase Operation		0.3		0.3		S	4

- 1. Read timing during write and erase are the same as for normal read.
- 2. Refer to command definition tables for valid address and data values.
- 3. Sampled, but not 100% tested.
- 4. Write/Erase durations are measured to valid Status Register (CSR) Data.
- 5. Byte write operations are typically performed with 1 Programming Pulse.
- 6. Address and Data are latched on the rising edge of WE for all Command Write operations.




Figure 22. AC Waveforms for Command Write Operations

# AC Characteristics for $\overline{\text{CE}}$ - Controlled Command Write Operations<sup>1</sup>

 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, T_A = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$ 

CVMDOL	DADAMETED	TYP.	V <sub>CC</sub> = 5.0	V ± 0.25 V	V <sub>CC</sub> = 5.0	V ± 0.5 V	LIMITO	NOTE
SYMBOL	PARAMETER	ITP.	MIN.	MAX.	MIN.	MAX.	UNITS	NOTE
t <sub>AVAV</sub>	Write Cycle Time		60		70		ns	
t <sub>PHWL</sub>	RP Setup to WE Going Low		400		430		ns	3
t <sub>VPEH</sub>	$V_{PP}$ Set up to $\overline{CE}$ Going High		100		100		ns	3
t <sub>WLEL</sub>	WE Setup to CE Going Low		0		0		ns	
t <sub>AVEH</sub>	Address Setup to CE Going High		55		60		ns	2, 6
t <sub>DVEH</sub>	Data Setup to CE Going High		55		60		ns	2, 6
t <sub>ELEH</sub>	CE Pulse Width		55		60		ns	
t <sub>EHDX</sub>	Data Hold from CE High		0		0		ns	2
t <sub>EHAX</sub>	Address Hold from CE High		10		10		ns	2
t <sub>EHWH</sub>	WE Hold from CE High		10		10		ns	
t <sub>EHEL</sub>	CE Pulse Width High		30		30		ns	
t <sub>GHEL</sub>	Read Recovery before Write		0		0		ns	
t <sub>EHRL</sub>	CE High to RY/BY Going Low			100		100	ns	
t <sub>RHPL</sub>	RP Hold from Valid Status Register Data and RY/BY High		0		0		ns	3
t <sub>PHEL</sub>	RP High Recovery to CE Going Low		1		1		μs	
t <sub>EHGL</sub>	Write Recovery before Read		60		65		ns	
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid Status Register Data and RY/BY High		0		0		μs	
t <sub>EHQV1</sub>	Duration of Byte Write Operation	13	4.5		4.5		μs	4, 5
t <sub>EHQV2</sub>	Duration of Block Erase Operation		0.3		0.3		S	4

- 1. Read timing during write and erase are the same as for normal read.
- 2. Refer to command definition tables for valid address and data values.
- 3. Sampled, but not 100% tested.
- 4. Write/Erase durations are measured to valid Status Register (CSR) Data.
- 5. Byte Write operations are typically performed with 1 Programming Pulse.
- 6. Address and Data are latched on the rising edge of  $\overline{\text{CE}}$  for all Command Write operations.





Figure 23. Alternate AC Waveforms for Command Write Operations


# **Erase and Byte Write Performance**


 $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$ 

SYMBOL	PARAMETER	TYP. <sup>(1)</sup>	MIN.	MAX.	UNITS	TEST CONDITIONS	NOTE
t <sub>WHRH</sub> 1	Byte Write Time	13			μs		2
t <sub>WHRH</sub> <sup>2</sup>	Two-Byte Serial Write Time	20			μs		2, 3
t <sub>WHRH</sub> <sup>3</sup>	Word Write Time	20			μs		2, 4
t <sub>WHRH</sub> 4	16KB Block Write Time	0.22		1.0	s	Byte Write Mode	2
t <sub>WHRH</sub> <sup>5</sup>	16KB Block Write Time	0.17		1.0	s	Two-Byte Serial Write Mode	2, 3
t <sub>WHRH</sub> 5	16KB Block Write Time	0.17		1.0	s	Word Write Mode	2, 4
	Block Erase Time (16KB)	0.6		10	S		2
	Full Chip Erase Time	8.8 - 14.4			S		2, 5


- 25°C, V<sub>PP</sub> = 5.0 V Sampled.
   Excludes System-Level Overhead.
- 3. Two-Byte Serial Write mode is valid at x8-bit configuration only.
- 4. Word Write mode is valid at x16-bit configuration only.
- 5. Depends on the number of protected blocks.







# ORDERING INFORMATION



#### LIFE SUPPORT POLICY

SHARP components should not be used in medical devices with life support functions or in safety equipment (or similiar applications where component failure would result in loss of life or physical harm) without the written approval of an officer of the SHARP Corporation.

# WARRANTY

SHARP warrants to Customer that the Products will be free from defects in material and workmanship under normal use and service for a period of one year from the date of invoice. Customer's exclusive remedy for breach of this warranty is that SHARP will either (i) repair or replace, at its option, any Product which fails during the warranty period because of such defect (if Customer promptly reported the failure to SHARP in writing) or, (ii) if SHARP is unable to repair or replace. SHARP will refund the purchase price of the Product upon its return to SHARP. This warranty does not apply to any Product which has been subjected to misuse, abnormal service or handling, or which has been altered or modified in design or construction, or which has been serviced or repaired by anyone other than SHARP. The warranties set forth herein are in lieu of, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE ARE SPECIFICALLY EXCLUDED.

SHARP reserves the right to make changes in specifications at any time and without notice. SHARP does not assume any responsibility for the use of any circuitry described; no circuit patent licenses are implied.

# SHARP

#### **NORTH AMERICA**

**SHARP Electronics Corporation** Microelectronics Group 5700 NW Pacific Rim Blvd., M/S 20 Camas, WA 98607, U.S.A. Phone: (360) 834-2500 Telex: 49608472 (SHARPCAM)

Facsimile: (360) 834-8903 http://www.sharpmeg.com

©1997 by SHARP Corporation Issued July 1996

#### **EUROPE**

SHARP Electronics (Europe) GmbH Microelectronics Division Sonninstraße 3 20097 Hamburg, Germany Phone: (49) 40 2376-2286 Telex: 2161867 (HEEG D)

Facsimile: (49) 40 2376-2232

**SHARP Corporation** Integrated Circuits Group

2613-1 Ichinomoto-Cho

Phone: (07436) 5-1321

**ASIA** 

Telex: LABOMETA-B J63428 Facsimile: (07436) 5-1532

Tenri-City, Nara, 632, Japan

Reference Code SMT96116