

# **HD74LS122**

## Retriggerable Monostable Multivibrator (with Clear)

REJ03D0428-0200 Rev.2.00 Feb.18.2005

This d-c triggered multivibrator features output pulse width control by three method. The basic pulse time is programmed by selection of external resistance and capacitance values. The HD74LS122 has internal timing resistor that allows the circuit to be used with only an external capacitor, if so desired. Once triggered, the basic pulse width may be extended by retriggering the gated low-level -active (A) or high-level active (B) inputs or be reduced by use of the overriding clear. Figure 1 illustrates pulse control by retriggering and early clear. This device is provided enough Schmitt hysteresis to ensure jitter-free triggering from the B input with transition rates as slow as 0.1 mV/ns.




Figure 1 Typical Input / Output Pulse


#### **Features**

#### • Ordering Information

Part Name	Package Type	Package Code (Previous Code)	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LS122P	DILP-14 pin	PRDP0014AB-B (DP-14AV)	Р	_
HD74LS122FPEL	SOP-14 pin (JEITA)	PRSP0014DF-B (FP-14DAV)	FP	EL (2,000 pcs/reel)

Note: Please consult the sales office for the above package availability.

## **Pin Arrangement**



#### **Function Table**

		Outputs				
Clear	<b>A</b> <sub>1</sub>	A <sub>2</sub>	B <sub>1</sub>	B <sub>2</sub>	Q	Q
L	Х	Х	Х	Х	L	Н
X	Н	Н	Х	Х	L	Н
Х	Х	X	L	X	L	Н
Х	Х	X	Х	L	L	Н
Н	L	X	1	Н	Л	Т
Н	L	Х	Н	1	Л	Т
Н	Х	L	1	Н	Л	Т
Н	Х	L	Н	1	Л	T
Н	Н	<b>\</b>	Н	Н	л	T
Н	<b>\</b>	$\downarrow$	Н	Н	л	ъ
Н	<b>\</b>	Н	Н	Н	л	П
1	L	X	Н	Н	Л	Т
1	X	L	Н	Н	Л	Т

Notes: H; high level, L; low level, X; irrelevant


1; transition from low to high level

 $\downarrow$ ; transition from high to low level

л; one high-level pulse

□; one low-level pulse

## **Block Diagram**



#### **Absolute Maximum Ratings**

Item	Symbol	Ratings	Unit	
Supply voltage	V <sub>CC</sub>	7	V	
Input voltage	V <sub>IN</sub>	7	V	
Power dissipation	$P_{T}$	400	mW	
Storage temperature	Tstg	-65 to +150	°C	

Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.

## **Recommended Operating Conditions**

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>CC</sub>	4.75	5.00	5.25	V
Output current	I <sub>OH</sub>	_	_	-400	μΑ
Output current	I <sub>OL</sub>	_	_	8	mA
Operating temperature	Topr	-20	25	75	°C
Input pulse width	t <sub>w</sub>	40	_	_	ns
External timing resistance	R <sub>ext</sub>	5	_	260	kΩ
External capacitance	C <sub>ext</sub>	Non restriction			
Wiring capacitance at Rext/Cext terminal	R <sub>ext</sub> /C <sub>ext</sub>	_	_	50	pF

#### **Electrical Characteristics**

 $(Ta = -20 \text{ to } +75 \text{ }^{\circ}\text{C})$ 

Item	Symbol	min.	typ.*	max.	Unit	Condition		
Input voltage	$V_{IH}$	2.0	_	_	V			
Input voitage	$V_{IL}$	_	_	0.8	V			
Output voltage	V <sub>OH</sub>	2.7	_	_	٧	$V_{CC} = 4.75 \; V, \; V_{IH} = 2 \; V, \; V_{IL} = 0.8 \; V, \\ I_{OH} = -400 \; \mu A$		
Output voltage	V <sub>OL</sub>	_	_	0.4	V	$I_{OL} = 4 \text{ mA}$ $V_{CC} = 4.75 \text{ V}, V_{IH} = 2 \text{ V},$		
		0.5	٧	$I_{OL} = 8 \text{ mA}$ $V_{IL} = 0.8 \text{ V}$				
	I <sub>IH</sub>	_	_	20	μΑ	$V_{CC} = 5.25 \text{ V}, V_I = 2.7 \text{ V}$		
Input current	I <sub>IL</sub>	_	_	-0.4	mA	$V_{CC} = 5.25 \text{ V}, V_I = 0.4 \text{ V}$		
	l <sub>l</sub>	_	_	0.1	mA	$V_{CC} = 5.25 \text{ V}, V_I = 7 \text{ V}$		
Short-circuit output current	I <sub>OS</sub>	-20	_	-100	mA	V <sub>CC</sub> = 5.25 V		
Supply current**	I <sub>CC</sub>	_	6	11	mA	V <sub>CC</sub> = 5.25 V		
Input clamp voltage	$V_{IK}$	_	_	-1.5	V	V <sub>CC</sub> = 4.75 V, I <sub>IN</sub> = -18 mA		

<sup>\*</sup> V<sub>CC</sub> = 5 V, Ta = 25°C

Note: To measure  $V_{OH}$  at Q,  $V_{OL}$  at  $\overline{Q}$ , or  $I_{OS}$  at Q, ground  $R_{ext}$  /  $C_{ext}$ , apply 2 V to B and clear, and pulse A from 2 V to 0 V.

### **Switching Characteristics**

 $(V_{CC} = 5 \text{ V}, \text{ Ta} = 25^{\circ}\text{C})$ 

Item	Symbol	Inputs	Outputs	min.	typ.	max.	Unit	Condition
	t <sub>PLH</sub>	А	Q		23	33	ns	$C_{ext} = 0, R_{ext} = 5 \text{ k}\Omega, C_L$ $= 15 \text{ pF}, R_L = 2 \text{ k}\Omega$
	$t_{PHL}$		Ø		32	45		
Propagation delay	t <sub>PLH</sub>	В	Q	_	23	44		
time	t <sub>PHL</sub>		Q	1	34	56		
	t <sub>PLH</sub>	Clear	Q		20	27		
	t <sub>PHL</sub>		ΙQ		28	45		
Output pulse width	t <sub>(out)min</sub>		Q		116	200		$C_{ext} = 1000 pF,$
	t <sub>(out)</sub>	A or B	Q	4	4.5	5	μs	$R_{ext} = 10 \text{ k}\Omega,$ $C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$

<sup>\*\*</sup> With all outputs open and 4.5 V applied to all data and clear inputs, I<sub>CC</sub> is measured after a momentary ground, then 4.5 V, is applied to clock.

#### **Typical Application Data for HD74LS122**

For pulse widths when  $C_{ext} \le 1000$  pF, See Figure 3.

The output pulse is primarily a function of the external capacitor and resistor. For  $C_{ext} > 1000$  pF, the output pulse width  $(t_w)$  is defined as:  $t_{w(out)} = K \bullet R_{ext} \bullet C_{ext}$ ; See Figure 4.




Figure 2 Timing Component Connections




Figure 3 Typical Output Pulse Width (Cext ≤ 1000 pF)






Figure 4  $C_{ext}$  vs. K ( $C_{ext} > 1000 pF$ )

#### **Testing Method**


#### **Test Circuit**




#### Waveform



#### **Package Dimensions**





#### Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- (ii) use of nonlitammable material or (iii) prevention against any malfunction or mishap.

  Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

  2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp, without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

  The information described here may contain technical inaccuracies or typographical errors.

  Renesas Technology Corp, assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp, by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information as a total system before making a final decision on the applicability of the information as a total system before making a final decision on the applicability of the information as a total syste

- use.

  6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



#### **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

**Renesas Technology America, Inc.** 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.

Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

© 2005. Renesas Technology Corp., All rights reserved. Printed in Japan. Colophon .2.0