Document Title

512Kx16 bit Low Power Full CMOS Static RAM

Revision History

Revision No.	History	Draft Date	<u>Remark</u>
0.0	Initial draft	October 31, 2002	Preliminary
0.1	Revised - Deleted 44-TSOP2-400R package type. - Added Commercial product.	December 11, 2002	Preliminary
0.11	Revised - Errata correction : corrected commercial product family name from K6X8016C3B-F to K6X8016C3B-B in PRODUCT FAMILY.	March 26, 2003	Preliminary
1.0	Finalized - Changed Icc from 12mA to 6mA - Changed Icc1 from 12mA to 7mA - Changed Icc2 from 60mA to 35mA - Changed Iss from 3mA to 0.4mA - Changed Iss1(Commercial) from 40µA to 25µA - Changed Iss1(industrial) from 40µA to 25µA - Changed Iss1(Automotive) from 50µA to 40µA - Changed Iss1(Automotive) from 30µA to 15µA - Changed IbR(Commercial) from 30µA to 15µA	September 16, 2003	Final

- Changed IDR(Automotive) from 40µA to 30µA

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to yourquestions about device. If you have any questions, please contact the SAMSUNG branch offices.



512Kx16 bit Low Power Full CMOS Static RAM

FEATURES

- Process Technology: Full CMOS
- Organization: 512K x16
- Power Supply Voltage: 4.5~5.5V
- Low Data Retention Voltage: 2.0V(Min)
- Three state output and TTL Compatible
- Package Type: 44-TSOP2-400F

PRODUCT FAMILY


GENERAL DESCRIPTION

The K6X8016C3B families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support various operating temperature range for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

				Power Di	ssipation		
Product Family	Operating Temperature	Vcc Range	Speed	Standby (Isв1, Max)	Operating (Icc2, Max)	PKG Type	
K6X8016C3B-B	Commercial(0~70°C)			25μΑ			
K6X8016C3B-F	Industrial(-40~85°C)	4.5~5.5V	551)/70ns	25μΑ	35mA	44-TSOP2-400F	
K6X8016C3B-Q	Automotive(-40~125°C)			40μΑ			


1. The parameter is measured with 50pF test load.

PIN DESCRIPTION



Name	Function	Name	Function
CS	Chip Select Input	Vcc	Power
OE	Output Enable Input	Vss	Ground
WE	Write Enable Input	UB	Upper Byte(I/O9~16)
A0~A18	Address Inputs	LB	Lower Byte(I/O1~8)
I/O1~I/O16	Data Inputs/Outputs		

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Commercial Products(0~70°C)		Industrial Pro	ducts(-40~85°C)	Automotive Products(-40~125°C)		
Part Name	Function	Function Part Name		Part Name	Function	
K6X8016C3B-TB55 K6X8016C3B-TB70	44-TSOP2-F, 55ns, LL 44-TSOP2-F, 70ns, LL	K6X8016C3B-TF55 K6X8016C3B-TF70	44-TSOP2-F, 55ns, LL 44-TSOP2-F, 70ns, LL	K6X8016C3B-TQ55 K6X8016C3B-TQ70	44-TSOP2-F, 55ns, L 44-TSOP2-F, 70ns, L	

FUNCTIONAL DESCRIPTION

CS	OE	WE	LB	UB	I/O 1~8	I/O 9~16	Mode	Power
н	Х	х	х	х	High-Z	High-Z	Deselected	Standby
L	Н	Н	х	х	High-Z	High-Z	Output Disabled	Active
L	х	х	н	н	High-Z	High-Z	Output Disabled	Active
L	L	Н	L	н	Dout	High-Z	Lower Byte Read	Active
L	L	Н	н	L	High-Z	Dout	Upper Byte Read	Active
L	L	Н	L	L	Dout	Dout	Word Read	Active
L	Х	L	L	н	Din	High-Z	Lower Byte Write	Active
L	Х	L	н	L	High-Z	Din	Upper Byte Write	Active
L	Х	L	L	L	Din	Din	Word Write	Active

Note: X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	vmbol Ratings		Remark
Voltage on any pin relative to Vss	Vin,Vout	-0.5 to Vcc+0.5V(max.7.0V)	V	-
Voltage on Vcc supply relative to	Vcc	-0.3 to 7.0	V	-
Power Dissipation	PD	1.0	W	-
Storage temperature	Тѕтс	-65 to 150	°C	-
		0 to 70	°C	K6X8016C3B-B
Operating Temperature	TA	-40 to 85	°C	K6X8016C3B-F
		-40 to 125	°C	K6X8016C3B-Q

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input high voltage	Vih	2.2	-	Vcc+0.5 ²⁾	V
Input low voltage	VIL	-0.5 ³⁾	-	0.8	V

Note:

 Commercial Product: TA=0 to 70°C, otherwise specified. Industrial Product: TA=-40 to 85°C, otherwise specified.

Automotive Product: TA=-40 to 125°C, otherwise specified.

2. Overshoot: Vcc+3.0V in case of pulse width \leq 30ns.

3. Undershoot: -3.0V in case of pulse width \leq 30ns.

4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

1. Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS


Item	Symbol	Test Conditions		Min	Тур	Max	Unit
Input leakage current	Iц	VIN=Vss to Vcc		-1	-	1	μA
Output leakage current	Ilo	CS=VIH, OE=VIH or WE=VIL, VIO=Vss to Vc	с	-1	-	1	μA
Operating power supply current	Icc	IIO=0mA, CS=VIL, WE=VIH, VIN=VIH or VIL		-	-	6	mA
Average operating current	Average operating current Icc1 Cycle time=1µs, 100% duty, Iio=0mA, CS≤0.2V, VIN≤0.2V or VIN≥Vcc-0.2V			-	-	7	mA
	ICC2	Cycle time=Min, IIO=0mA, 100% duty, CS=VIL, VIN=VIL or VIH			-	35	mA
Output low voltage	Vol	IOL = 2.1mA	IOL = 2.1mA			0.4	V
Output high voltage	Vон	Іон = -1.0mA		2.4	-	-	V
Standby Current(TTL)	lsв	CS=VIH, Other inputs=VIH or VI∟		-	-	0.4	mA
			K6X8016C3B-B	-	-	25	
Standby Current(CMOS)	ISB1	CS≥Vcc-0.2V, Other inputs=0~Vcc	K6X8016C3B-F	-	-	25	μA
			K6X8016C3B-Q	-	-	40	



K6X8016C3B Family

AC OPERATING CONDITIONS

TEST CONDITIONS(Test Load and Input/Output Reference) Input pulse level: 0.8 to 2.4V Input rising and falling time: 5ns Input and output reference voltage:1.5V Output load(see right): CL=100pF+1TTL CL=50pF+1TTL



1. Including scope and jig capacitance

AC CHARACTERISTICS

(Vcc=4.5~5.5V, Commercial product:TA=0 to 70°C, Industrial product:TA=-40 to 85°C, Automotive product:TA=-40 to 125°C)

				Spee	d Bins		
	Parameter List	Symbol	55	ōns	70)ns	Units
			Min	Max	Min	Max	
	Read cycle time	tRC	55	-	70	-	ns
	Address access time	taa	-	55	-	70	ns
	Chip select to output	tco	-	55	-	70	ns
	Output enable to valid output	tOE	-	25	-	35	ns
	Chip select to low-Z output	t∟z	10	-	10	-	ns
Read	Output enable to low-Z output	tolz	5	-	5	-	ns
Reau	$\overline{\text{LB}}$, $\overline{\text{UB}}$ enable to low-Z output	tBLZ	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	20	0	25	ns
	Output Disable to High-Z Output	tонz	0	20	0	25	ns
	Output hold from address change	tон	10	-	10	-	ns
	LB, UB valid to data output	tBA	-	25	-	35	ns
	$\overline{\text{UB}}$, $\overline{\text{LB}}$ disable to high-Z output	tвнz	0	20	0	25	ns
	Write cycle time	twc	55	-	70	-	ns
	Chip select to end of write	tcw	45	-	60	-	ns
	Address set-up time	tas	0	-	0	-	ns
	Address valid to end of write	taw	45	-	60	-	ns
	Write pulse width	tWP	40	-	55	-	ns
Write	Write recovery time	twr	0	-	0	-	ns
	Write to output high-Z	twnz	0	20	0	25	ns
	Data to write time overlap	tDW	20	-	30	-	ns
	Data hold from write time	tDH	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	ns
	LB, UB valid to end of write	tBW	45	-	60	-	ns


DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition			Тур	Max	Unit
Vcc for data retention	Vdr	CS≥Vcc-0.2V			-	5.5	V
Data retention current	İdr	<u>, , , , , , , , , , , , , , , , , , , </u>	K6X8016C3B-B	-	-	15	
		<u>Vcc</u> =3.0V, CS≥Vcc-0.2V CS≥Vcc-0.2V	K6X8016C3B-F	-	-	15	μA
			K6X8016C3B-Q	-	-	30	
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ms	
Recovery time	trdr			5	-	-	1115




TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH, UB or/and LB=VIL)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled)





TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)




NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(twp) of low \overline{CS} and low \overline{WE} . A write begins when \overline{CS} goes low and \overline{WE} goes low with asserting \overline{UB} or LB for single byte operation or simultaneously asserting \overline{UB} and LB for double byte operation. A write ends at the earliest transition when CS goes high and WE goes high. The twp is measured from the beginning of write to the end of write.
- tcw is measured from the CS going low to the end of write.
 tas is measured from the address valid to the beginning of write.

4. twr is measured from the end of write to the address change. twr applied in case a write ends as CS or WE going high.

DATA RETENTION WAVE FORM





K6X8016C3B Family

CMOS SRAM

PACKAGE DIMENSIONS

Unit: millimeters(inches)

