## 8-bit Proprietary Microcontroller

CMOS

## F²MC-8L MB89960 Series

## MB89965/P965A/F969A/ MB89PV960

## ■ DESCRIPTION

The MB89960 series is a single-chip microcontroller that utilizes the $\mathrm{F}^{2}$ MC-8L core for low voltage and high speed performance. The microcontroller contains a range of peripheral functions including timers, a serial interface, ${ }^{2} \mathrm{C}$ interface, A/D converter, and external interrupts. The internal I ${ }^{2}$ C interface complies with the SM bus standard and supports an SM bus battery controller.

## ■ FEATURES

- Range of package options
- QFP and MQFP packages ( 0.8 mm pitch)
- LQFP package ( 0.5 mm and 0.65 mm pitch)
- High speed operation at low voltage

Minimum instruction execution time $=0.4 \mu \mathrm{~s}$ (for a 10 MHz oscillation)

## - F²MC-8L CPU core

Instruction set optimized for controller applications

- Multiplication and division instructions
- 16-bit arithmetic operations
- Bit test branch instructions
- Bit manipulation instructions, etc.
- Dual-clock control system
- Main clock : 10 MHz max.
(Four speed settings available, oscillation halts in sub-clock mode)
- Sub-clock : 32.768 kHz (Operation clock for sub-clock mode)


## - Four channels

- $8 / 16$-bit timer/counter ( 8 -bit $\times 2$ channels or 16 -bit $\times 1$ channel)
- 21-bit timebase timer
- Clock prescaler (15-bit)
- Serial I/O

Selectable transfer format (MSB-first or LSB-first) supports communications with a wide range of devices.

## - A/D converter

10 -bit $\times 4$ channels

## MB89960 Series

## - External interrupts

- External interrupt 1 (3 channels)

Three independent interrupt inputs can be used to recover from low-power consumption modes (with edgedetection function)

- External interrupt 2 (1 channel with 8 inputs)

Eight inputs can be used to recover from low-power consumption modes (with "L" level detection function)

- Low-power consumption modes (standby modes)
- Stop mode (As all oscillations halt in sub-clock mode, current consumption falls to almost zero.)
- Sleep mode (The CPU stops to reduce the current consumption to approximately $1 / 3$ of normal.)
- Clock mode (All operation halts other than the clock prescaler resulting in very low power consumption.)
- $I^{2} C$ interface*
- Supports Intel SM bus and Philips $I^{2} \mathrm{C}$ bus standards.
- Uses a two-wire data transfer protocol.
- Max. 35 I/O ports
- Output-only ports (N-ch open drain) : 6
- General-purpose I/O ports (CMOS) : 21
- Output-only ports (CMOS) : 8
* : ${ }^{2} \mathrm{C}$ license

The customer is licensed to use the Philips $I^{2} \mathrm{C}$ patent when using this product in an $\mathrm{I}^{2} \mathrm{C}$ system that complies with the Philips $I^{2} \mathrm{C}$ standard specifications.

## PACKAGE



## PRODUCT LINEUP

|  | Part No. ter | MB89965 | MB89P965A | MB89F969A | MB89PV960 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Classification |  | Mass-produced products (mask ROM products) | One-time product | Flash product | Piggyback/ evaluation product for testing and development |
| ROM size |  | $16 \mathrm{~K} \times 8$-bit (Internal mask ROM) |  | $60 \mathrm{~K} \times 8$-bit | $\begin{gathered} 32 \mathrm{~K} \times 8 \text {-bit } \\ \text { (External ROM) * } \end{gathered}$ |
| RAM size |  | $512 \times 8$-bit |  | $1024 \times 8$-bit |  |
| CPU functions |  | Number of instructions Instruction bit length Instruction length Data bit length Minimum execution time Interrupt processing time |  | $: 136$$: 8$-bit$: 1$ to 3 bytes$: 1-, 8$-, 16 bits$: 0.4 \mu \mathrm{~s}$ (at 10 MHz )$: 3.6 \mu \mathrm{~s}($ at 10 MHz$)$ |  |
| $\mathrm{Pe}-$ ripheral functions | Ports | Output-only ports (N-ch open drain) <br> Output-only ports (CMOS) <br> General-purpose I/O ports (CMOS) Total |  | ```:6 (4 pins are shared with analog inputs) (2 pins are shared with resource I/O) :8 : 21 (shared with resource I/O) 35 (max.)``` |  |
|  | Timebase timer | 21-bit <br> Four interrupt intervals selectable $0.82 \mathrm{~ms}, 3.3 \mathrm{~ms}, 26.2 \mathrm{~ms}$, or 419.4 ms (approx.) (for main clock) |  |  |  |
|  | Watchdog timer | Reset trigger period : 419.4 ms ( 10 MHz main clock) 500 ms ( 32.768 MHz sub-clock) |  |  |  |
|  | ${ }^{2} \mathrm{C}$ interface | One channel. Supports Intel SM bus (version 1.0) and Philips ${ }^{2} \mathrm{C}$ bus standards. Uses a 2-wire protocol for communications with other devices. |  |  |  |
|  |  | Included/Not included (Specified when ordering. See "Ordering Information" for details.) |  | Included |  |
|  | 8/16-bit timer/ counter Timer | 2 channel 8-bit timer/counter operation (independent operation clocks for timer 1 and timer 2) or 16-bit timer/counter operation (operation clock period : $0.8 \mu \mathrm{~s}$ to $204.8 \mu \mathrm{~s}$ ) can execute an event counter operation and output a square wave using an external Clock. <br> 1 or 16-bit timer/counter operation mode |  |  |  |
|  | Serial I/O | 8 bits <br> LSB-first or MSB-first selectable <br> Transfer clocks : External or three internal clocks ( $0.8 \mu \mathrm{~s}, 3.2 \mu \mathrm{~s}, 12.8 \mu \mathrm{~s}$ ) |  |  |  |
|  | External interrupt 1 (edge) | Selectable edge detection (rising, falling, or either edge) 3 independent channels <br> These can also be used to recover from standby modes (edge detection is still available in stop mode). |  |  |  |
|  | External interrupt 2 (level) | 1 channel with 8 inputs ("L" level interrupts, independent input enable) This can also be used to recover from standby modes (level detection is still available in stop mode). |  |  |  |

(Continued)

## MB89960 Series

(Continued)

| Prameter |  | MB89965 | MB89P965A | MB89F969A |
| :--- | :--- | :--- | :--- | :--- | MB89PV960

*: Use the MBM27C256A-20TVM as the external ROM (Operating voltage : 4.5 V to 5.5 V )
Note : Unless otherwise stated, clock periods and conversion times are for 10 MHz operation with the main clock operating at maximum speed.

■ PACKAGES AND CORRESPONDING PRODUCTS

| Package No. | MB89965 | MB89P965A | MB89F969A | MB89PV960 |
| :---: | :---: | :---: | :---: | :---: |
| FPT-48P-M05 | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ |
| FPT-48P-M13 | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ |
| FPT-48P-M16 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\times$ |
| FPT-64P-M09 | $\times$ | $\times$ | $\times$ | $\times$ |
| MQP-48C-P01 | $\times$ | $\times$ |  |  |

[^0]
## MB89960 Series

## ■ DIFFERENCES AMONG PRODUCTS

## 1. Memory Space

Please take note of the differences among products before testing and developing software for the MB89960 series.

- The RAM and ROM configurations differ among products.
- If the bottom stack address is set at the top RAM address, this will need to be relocated if changing to a different product.

2. Current Consumption

- In the case of the MB89PV960, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, one-time PROM and EPROM products will consume more current than mask ROM products. However, the current consumption in sleep/stop modes is the same.

3. Functional Differences Between MB89960 Series

|  | MB89965/P965A/F969A | MB89PV960 |
| :--- | :---: | :---: |
| Power-on reset delay time | Regulator stabilization delay time, <br> regulator recovery time, <br> oscillation stabilization delay time | Oscillation stabilization delay time |
| External reset delay time in stop/ <br> sub-clock mode or external <br> interrupt delay time in main stop <br> mode | Regulator recovery time, <br> oscillation stabilization delay time | Oscillation stabilization delay time |
| Port pin pull-up resistors | Software-selectable | Not available |
| A/D conversion time | 38 instruction cycles | 33 instruction cycles |
| I'C noise elimination circuit $^{\text {Always present regardless of ICCR : }}$DMPB bit setting | Disabled if ICCR : DMPB bit = "1" |  |

## 4. Mask Options

Functions that can be selected as options and the methods used to specify these options vary by the product. Before using mask options, check section " $\boldsymbol{\square}$ Mask Options".

## MB89960 Series

## PIN ASSIGNMENT

(TOP VIEW)

(FPT-48P-M05)
(FPT-48P-M13)
(FPT-48P-M16)
(Continued)

## MB89960 Series

(Continued)
(TOP VIEW)


* : Pin assignment on package top (MB89PV960)

| Pin No. | Pin <br> Name | Pin No. | Pin <br> Name | Pin No. | Pin <br> Name | Pin No. | Pin <br> Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 49 | VPP $^{2}$ | 57 | N.C. | 65 | O4 | 73 | $\overline{\mathrm{OE}}$ |
| 50 | A12 | 58 | A2 | 66 | O5 | 74 | N.C. |
| 51 | A7 | 59 | A1 | 67 | O6 | 75 | A11 |
| 52 | A6 | 60 | A0 | 68 | O7 | 76 | A9 |
| 53 | A5 | 61 | O1 | 69 | O8 | 77 | A8 |
| 54 | A4 | 62 | O2 | 70 | CE | 78 | A13 |
| 55 | A3 | 63 | O3 | 71 | A10 | 79 | A14 |
| 56 | N.C. | 64 | Vss | 72 | N.C. | 80 | Vcc |

N.C. : Internally connected. Do not use.
(Continued)

## MB89960 Series

（Continued）
（TOP VIEW）

ーロロロดด

（FPT－64P－M09）

## MB89960 Series

## PIN DESCRIPTIONS

| Pin No. |  |  | Pin Name | Circuit Type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MQFP-48*3 | $\begin{aligned} & \text { LQFP-48*1 } \\ & \text { OFP- } 48^{* 2} \end{aligned}$ | LQFP-64*4 |  |  |  |
| 5 | 5 | 7 | X0 | A | Oscillator connection pins for the main clock oscillator (crystal oscillator or similar). When using an external clock, input the clock signal to X0 and leave X1 open. |
| 6 | 6 | 8 | X1 |  |  |
| 8 | 8 | 10 | X0A |  | Oscillator connection pins for the sub-clock os- |
| 9 | 9 | 11 | X1A | B | When using an external clock (low speed : 32.768 kHz ) , input the clock signal to X0A and leave X1A open. |
| 3 | 3 | 5 | MOD0 | C | Input pins for setting the memory access mode. Connect directly to Vss. |
| 4 | 4 | 6 | MOD1 |  |  |
| 2 | 2 | 4 | $\overline{\mathrm{RST}}$ | D | Reset I/O pin <br> This is an N -ch open-drain output type with pullup resistor and a hysteresis input type. The pin outputs "L" when an internal reset is present. Similarly, inputting "L" initializes the internal circuits. |
| 27 to 34 | 27 to 34 | 37 to 44 | $\begin{aligned} & \mathrm{P} 00 / \overline{\mathrm{INT20}} \\ & \frac{\text { to }}{} \\ & \mathrm{P} 07 / / \mathrm{INT27} \end{aligned}$ | E | General-purpose I/O ports Also serves as the external interrupt 2 inputs (wakeup inputs). The external interrupt 2 inputs are hysteresis inputs. |
| 24 to 26 | 24 to 26 | $\begin{aligned} & 30, \\ & 35, \\ & 36 \end{aligned}$ | P10/INT10 <br> to <br> P12/INT12 | E | General-purpose I/O ports Also serves as the external interrupt 1 inputs (wakeup inputs). The external interrupt 1 inputs are hysteresis inputs. |
| $\begin{gathered} 18, \\ 20 \text { to } 23 \end{gathered}$ | $\begin{gathered} 18, \\ 20 \text { to } 23 \end{gathered}$ | $\begin{gathered} 24, \\ 26 \text { to } 29 \end{gathered}$ | $\begin{gathered} \text { P13 } \\ \text { to } \\ \text { P17 } \end{gathered}$ | E | General-purpose I/O ports |
| 10 to 17 | 10 to 17 | $\begin{aligned} & 12 \text { to } 14 \\ & 19 \text { to } 23 \end{aligned}$ | $\begin{gathered} \hline \text { P20 } \\ \text { to } \\ \text { P27 } \end{gathered}$ | G | General-purpose outoput-only ports |
| 40 | 40 | 54 | P30/SCK | F | General-purpose I/O port Also serves as the serial clock I/O. A hysteresis input. |
| 39 | 39 | 53 | P31/SO | F | General-purpose I/O port Also serves as the serial I/O data output. A hysteresis input. |

*1 : FPT-48P-M05
(Continued)
*2 : FPT-48P-M16, FPT-48P-M13
*3 : MQP-48C-P01
*4 : FPT-64P-M09

## MB89960 Series

(Continued)

| Pin No. |  |  | Pin Name | Circuit Type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MQFP-48*3 | $\begin{aligned} & \text { LQFP-48*1 } \\ & \text { QFP-48* } \end{aligned}$ | LQFP-64*4 |  |  |  |
| 38 | 38 | 52 | P32/SI | F | General-purpose I/O port Also serves as the serial I/O data input. A hysteresis input. |
| 37 | 37 | 51 | P33/EC | F | General-purpose I/O port Also serves as the external clock input for the 8/ 16-bit timer/counter. A hysteresis input. |
| 36 | 36 | 46 | P34/TO/ CLK | F | General-purpose I/O port Also serves as the overflow output for the 8/16bit timer/counter and the CLK clock output. A hysteresis input. |
| - | 35 | 45 | C | - | Connect a $0.1 \mu \mathrm{~F}$ capacitor on the MB89965, MB89P965A, and MB89F969A. |
| 45 to 48 | 45 to 48 | 59 to 62 | $\begin{gathered} \text { P40/AN0 } \\ \text { to } \\ \text { P43/AN3 } \end{gathered}$ | H | General-purpose Nch open-drain outputs. Also serves as the A/D converter analog inputs. |
| 42 | 42 | 56 | P44/SDA | 1 | General-purpose Nch open-drain output. Also serves as the $\mathrm{I}^{2} \mathrm{C}$ interface data output. |
| 41 | 41 | 55 | P45/SCL | 1 | General-purpose Nch open-drain output. Also serves as the $\mathrm{I}^{2} \mathrm{C}$ interface clock I/O. |
| 7 | 7 | 9 | Vcc | - | Power supply pin |
| 19 | 19 | 25 | Vss | - | Power supply (GND) pin |
| 1 | 1 | 3 | AVcc | - | A/D converter power supply pin Use this pin at the same voltage as Vcc. |
| 44 | 44 | 58 | AVR | - | A/D converter reference voltage input pin |
| 43 | 43 | 57 | AVss | - | A/D converter power supply pin Use this pin at the same voltage as $\mathrm{V}_{\text {ss }}$. |
| 35 | - | $\begin{gathered} 15 \text { to } 18 \\ 31 \text { to } 34 \\ 47 \text { to } 50 \\ 63,64 \end{gathered}$ | N.C. | - | These pins are not connected. Do not connect these on the MB89PV960. |
| - | - | 1 | TEST | C | TEST pin. Connect directly to Vss. Only used on the MB89F969A. Treat as an N.C. pin on the MB89965. |
| - | - | 2 | MOD2 | C | Memory access mode setting pin. Connect directly to Vss. <br> Only used on the MB89F969A. <br> Treat as an N.C. pin on the MB89965. |

*1: FPT-48P-M05
*2 : FPT-48P-M16, FPT-48P-M13
*3: MQP-48C-P01
*4 : FPT-64P-M09

- Pin Descriptions for External EPROM (MB89PV960 only)

| Pin No. | Pin Name | I/O | Function |
| :---: | :---: | :---: | :---: |
| 49 | Vpp | O | "H" level output pin |
| $\begin{aligned} & 50 \\ & 51 \\ & 52 \\ & 53 \\ & 54 \\ & 55 \end{aligned}$ | $\begin{gathered} \hline \text { A12 } \\ \text { A7 } \\ \text { A6 } \\ \text { A5 } \\ \text { A4 } \\ \text { A3 } \end{gathered}$ | 0 | Address output pins |
| $\begin{aligned} & 58 \\ & 59 \\ & 60 \end{aligned}$ | $\begin{aligned} & \text { A2 } \\ & \text { A1 } \\ & \text { A0 } \end{aligned}$ | 0 | Address output pins |
| $\begin{aligned} & \hline 61 \\ & 62 \\ & 63 \end{aligned}$ | $\begin{aligned} & \hline \text { O1 } \\ & \text { O2 } \\ & \text { O3 } \end{aligned}$ | 1 | Data input pins |
| 64 | Vss | - | Power supply (GND) pin |
| $\begin{aligned} & \hline 65 \\ & 66 \\ & 67 \\ & 68 \\ & 69 \end{aligned}$ | O4 05 06 07 08 | 1 | Data input pins |
| 70 | $\overline{\mathrm{CE}}$ | 0 | ROM chip enable pin Outputs "H" during standby mode. |
| 71 | A10 | 0 | Address output pin |
| 73 | $\overline{\mathrm{OE}}$ | O | ROM output enable pin Always outputs "L". |
| $\begin{aligned} & 75 \\ & 76 \\ & 77 \\ & 78 \\ & 79 \end{aligned}$ | $\begin{gathered} \hline \text { A11 } \\ \text { A9 } \\ \text { A8 } \\ \text { A13 } \\ \text { A14 } \end{gathered}$ | 0 | Address output pins |
| 80 | Vcc | - | EPROM power supply pin |
| $\begin{aligned} & 56 \\ & 57 \\ & 72 \\ & 74 \end{aligned}$ | N.C. | - | Internally connected pins Always leave open circuit. |

## MB89960 Series

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A | Main clock control signal | High speed clock (main clock oscillation) <br> - Oscillation feedback resistor |
| B | Sub-clock control signal | Low speed clock (sub-clock oscillation) <br> - Oscillation feedback resistor |
| C | $\square>$ | - CMOS input |
| D |  | - Output pull-up resistor (Pch) approx. $50 \mathrm{k} \Omega$ (at 5 V ) <br> - Hysteresis input |
| E |  | - CMOS output <br> - CMOS input <br> - Selectable pull-up resistor approx. $50 \mathrm{k} \Omega$ (at 5 V ) |

(Continued)

## MB89960 Series

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| F |  | - CMOS output <br> - Hysteresis input <br> - Selectable pull-up resistor approx. $50 \mathrm{k} \Omega$ (at 5 V ) |
| G |  | - CMOS output |
| H |  | - Nch-open drain output <br> - Analog input (A/D converter) <br> - Selectable pull-up resistor <br> - (The pull-up resistor cannot be used when used as an analog input.) approx. $50 \mathrm{k} \Omega$ (at 5 V ) |
| 1 |  | - Nch open drain output <br> - Selectable SMB or ${ }^{2} \mathrm{C}$ input buffer |

## MB89960 Series

## - HANDLING DEVICES

## 1. Do not exceed maximum rated voltage (to prevent latch-up)

Latch-up may occur on CMOS ICs if voltage higher than $\mathrm{V}_{\mathrm{cc}}$ or lower than $\mathrm{V}_{\text {ss }}$ is applied to input or output pins other than medium- and high voltage pins or if the voltage applied between Vcc and Vss higher the rating.
If latch-up occurs, the power supply current increases rapidly resulting in thermal damage to circuit elements.
Therefore, ensure that maximum ratings are not exceeded in circuit operation.
Similarly, when turning the analog power supply on or off, ensure the analog power supply voltages (AVcc and
AVR ) and analog input voltages do not exceed the digital power supply (Vcc) .

## 2. Power supply voltage fluctuations

Rapid fluctuation of the voltage may cause the device to misoperate, even if the voltage remains within the allowed operating range.

The standard for power supply voltage stability is a peak-to-peak $V_{c c}$ ripple voltage at the mains supply frequency ( 50 to 60 Hz ) of $10 \%$ or less of Vcc and a transient voltage change rate of $0.1 \mathrm{~V} / \mathrm{ms}$ or less such as when turning the power supply on or off.

## 3. Treatment of unused input pins

Leaving unused input pins unconnected can cause misoperation or permanent damage to the device due to latchup. Always pull-up or pull-down unused input pins using a $2 \mathrm{k} \Omega$ or larger resistor.

If some I/O pins are unused, either set as outputs and leave open circuit or set as inputs and treat in the same way as input pins.

## 4. Treatment of N.C. pins

Always leave N.C. (internally connected) pins open.
5. Treatment of power supply pins on microcontrollers with an A/D converter

Even if not using the $\mathrm{A} / \mathrm{D}$ converter, connect to be AV cc $=\mathrm{Vcc}$ and $\mathrm{AVss}=\mathrm{AVR}=\mathrm{Vss}$.

## 6. Precautions on using an external clock

An oscillation stabilization delay occurs after a power-on reset or when recovering from sub-clock or stop mode, even if an external clock is used.

## MB89960 Series

## ■ PROGRAMMING SPECIFICATIONS FOR ONE-TIME PROM PRODUCTS

The MB89P965A has a "PROM mode" that enables the microcontroller to be programmed using a generalpurpose ROM programmer via a special adaptor. Note, however, that electronic signature mode is not available.

1. ROM Programmer Adaptor and Recommended ROM Writers

| Package Name | Adaptor Part No. | Recommended Programmer Manufacturer and Model |
| :---: | :---: | :---: |
|  | Sun Hayato Co. Ltd. | Ando Denki Co. Ltd. |
| FPT-48P-M05 | ROM2-48LQF-32DP-8LA | AF9708 (ver 1.44 or later) |
| FPT-48P-M13 | ROM2-48QF2-32DP-8LA |  |
| FPT-48P-M16 | ROM2-48QF-32DP-8LA |  |

- Enquiries

Sun Hayato Co. Ltd. : TEL 03-3986-0403
Ando Denki Co. Ltd. : TEL 044-549-7300
2. PROM Mode Memory Map
$\square$
3. PROM Programming Procedure (When using an Ando EPROM programmer)

1) Set the EPROM programmer type code to 17209.
2) Load the program data into addresses 0000 н to 3 FFFн in the EPROM programmer.
3) Use the EPROM programmer to program to addresses $\mathbf{C O O O}$ н to $\operatorname{FFFF}$ н.
4. Programming Yield

Due to the nature of OTPROM memory, a program test to all bits on a blank OTPROM microcontroller cannot be performed at Fujitsu. For this reason, a programming yield of $100 \%$ cannot be assured at all times.

## MB89960 Series

## ■ PROGRAMMING AND ERASING FLASH MEMORY ON THE MB89F969A

## 1. Flash Memory

The flash memory is located between 1000 н and FFFFH in the CPU memory map and incorporates a flash memory interface circuit that allows read access and program access from the CPU to be performed in the same way as mask ROM. Programming and erasing flash memory is also performed via the flash memory interface circuit by executing instructions in the CPU. This enables the flash memory to be updated in place under the control of the CPU, providing an efficient method of updating program and data.

## 2. Flash Memory Features

- 60 K byte $\times 8$-bit configuration ( $16 \mathrm{~K}+8 \mathrm{~K}+8 \mathrm{~K}+28 \mathrm{~K}$ sectors)
- Automatic programming algorithm (Embedded algorithm* : Equivalent to MBM29LV200)
- Includes an erase pause and restart function
- Data polling and toggle bit for detection of program/erase completion
- Detection of program/erase completion via CPU interrupt
- Compatible with JEDEC-standard commands
- Sector Protection (sectors can be combined in any combination)
- No. of program/erase cycles : 10,000 (min.)

Embedded Algorithm is a trademark of Advanced Micro Devices.

## 3. Procedure for Programming and Erasing Flash Memory

Programming and reading flash memory cannot be performed at the same time. Accordingly, to program or erase flash memory, the program must first be copied from flash memory to RAM so that programming can be performed without program access from flash memory.
4. Flash Memory Register

- Control status register (FMCS)

| Address | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 002EH | INTE | RDYINT | WE | RDY | Reserved | Reserved | - | Reserved | 000X00-0в |
|  | R/W | R/W | R/W | R | R/W | R/W | - | R/W |  |

## 5. Sector Configuration

The table below shows the sector configuration of flash memory and lists the addresses of each sector for both during CPU access a flash memory programming.

- Sector configuration of flash memory

| Flash Memory | CPU Address | Programmer Address |
| :---: | :---: | :---: |
| 16 K bytes | FFFF ${ }_{\text {to }} \mathrm{COOOH}$ | 1FFFFF to 1-000 |
| 8 K bytes | BFFF to $\mathrm{A000}$ н | 1BFFF\% to 14000 ${ }_{\text {H }}$ |
| 8 K bytes | 9FFF\% to 8000н | 19FFFF to 18000 ${ }_{\text {H }}$ |
| 28 K bytes | 7FFF to 1000 н | 17FFF\% to 11000 ${ }_{\text {H }}$ |

[^1]The programmer address is the address to be used instead of the CPU address when programming data from a parallel flash memory programmer. Use the programmer address on programming or erasing using a generalpurpose parallel programmer.

## MB89960 Series

6. ROM Programmer Adaptor and Recommended ROM Programmers

| Package Name | Adaptor Part No. | Recommended Programmer Manufacturer and Model |
| :---: | :---: | :--- |
|  | Sun Hayato Co. Ltd. | Ando Denki Co. Ltd. |
| FPT-64P-M09 | FLASH-64QF2-32DP-8LF | AF9708 (ver 1.60 or later) <br> AF9709 (ver 1.60 or later) |

- Enquiries

Sun Hayato Co. Ltd. : TEL 03-3986-0403
Ando Denki Co. Ltd. : TEL 044-549-7300

## MB89960 Series

## PROGRAMMING A PIGGYBACK/EVALUATION EPROM

## 1. EPROM Type

MBM27C256A-20TVM

## 2. Programming Adaptor

Use the following programming adaptor (made by Sun Hayato Co. Ltd.) to program the EPROM using a ROM programmer.

- Programming adaptor

| Package | Adaptor Socket Part No. |
| :---: | :---: |
| LCC-32 (Square) | ROM-32LC-28DP-S |

Enquiries Sun Hayato Co. Ltd. : TEL03-3986-0403
3. Memory Space


## 4. EPROM Programming Procedure

(1) Setup the EPROM programmer to the MBM27C256A.
(2) Load the program data into addresses 0000 to 7 FFFH in the EPROM programmer.
(3) Use the ROM programmer to program to addresses 0000н to 7FFFн.

## MB89960 Series

## BLOCK DIAGRAM



## MB89960 Series

## - CPU CORE

## 1. Memory Space

(1) Structure of memory space

- I/O area (address : 0000 н to 007 Fr )
- Assign the control registers, data registers, and similar of the internal peripheral functions.
- As the I/O area is allocated as part of the memory space, it can be accessed in the same way as memory. Direct addressing also provides high speed access.


## - RAM area

- Static RAM is provided as an internal data area.
- The size of internal RAM differs between products.
- Addresses 80 to FF н provide high speed access using direct addressing.
- Addresses 100 н to 1 FF н are used as the general-purpose register area.
- The initial value of RAM after a reset is undefined.
- ROM area
- ROM memory is provided as the internal program area.
- The size of internal ROM differs between products.
- Addresses FFCOн to FFFFн are used for the vector table and similar.
(2) Memory map



## MB89960 Series

## 2. Registers

The MB89960 series provides two types of registers: dedicated registers in the CPU and general-purpose registers. The dedicated registers are as follows.

Program counter (PC) : A 16-bit register for indicating the instruction storage positions.
Accumulator (A) : A 16-bit register that provides temporary storage for arithmetic operations and similar. Instructions that operate on 8 -bit data use the lower byte.
Temporary accumulator (T) : A 16-bit register used for arithmetic operations with the accumulator. Instructions that operate on 8 -bit data use the lower byte.
Index register (IX) : A 16-bit register used for index modification.
Extra pointer (EP) : A 16-bit pointer used for indicating a memory address .
Stack pointer (SP) : A 16-bit register used for indicating a stack area.
Program status (PS) : A 16-bit register used to store a register pointer and condition code.


The upper 8 bits of the PS contain the register bank pointer (RP) and the lower 8 bits contain the condition code register (CCR) . (See the diagram below.)


## MB89960 Series

The RP contains the address of the currently used register bank. The conversion diagram below shows the relationship between the RP value and actual address.
Rules for converting of actual addresses of the general-purpose register area


CCR contains bits that indicate the result of an arithmetic operation or information about transfer data and bits used to control CPU operation when an interrupt occurs.

H-flag : Set to " 1 " when a carry from bit 3 to bit 4 or a borrow from bit 4 to bit 3 occurs as a result of an arithmetic operation. Cleared to " 0 " otherwise. This flag is for decimal adjustment instructions and should be ignored for operations other than addition and subtraction.
I-flag : Interrupts are enabled when this flag is set to " 1 " and disabled when the flag is set to " 0 ". Cleared to "0" by a reset.
IL1, 0 : Indicates the level of interrupts currently allowed. The CPU only processes interrupts with a request level higher than the value indicated by these bits.

| IL1 | ILO | Interrupt Level | Priority |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | High |
| 0 | 1 |  | $\uparrow$ |
| 1 | 0 | 2 | $\checkmark$ |
| 1 | 1 | 3 | Low $=$ No interrupt |

$N$-flag : Set to " 1 " when the MSB of the result of an arithmetic operation is " 1 " and cleared to " 0 " when the MSB is " 0 ".
Z-flag : Set to " 1 " when the result of an arithmetic operation is zero. Cleared to "0" otherwise
V-flag : Set to "1" when a 2's complement overflow occurs as the result of an arithmetic operation. Cleared to " 0 " if no 2 's complement overflow occurs.
C-flag : Set to "1" when a carry from bit 7 or a borrow to bit 7 occurs as the result of an arithmetic operation. Cleared to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

## MB89960 Series

The following general-purpose registers are provided :

General-purpose registers : 8-bit resisters for storing data
The general-purpose registers are 8 -bit registers and are allocated in the register banks of the memory. Each bank contains 8 registers and all 32 banks can be used on MB89960 series microcontrollers.

The register bank pointer (RP) specifies the bank that is currently in use.

Register bank structure


## MB89960 Series

I/O MAP

| Address | Abbreviation | Register Name | Read/Write | Initial Value |
| :---: | :---: | :---: | :---: | :---: |
| O0н | PDR0 | Port 0 data register | R/W | XXXXXXXX ${ }_{\text {B }}$ |
| 01н | DDR0 | Port 0 direction register | W | 00000000 в |
| 02н | PDR1 | Port 1 data register | R/W | XXXXXXXX |
| 03н | DDR1 | Port 1 direction register | W | 00000000 в |
| 04 | PDR2 | Port 2 data register | R/W | 00000000 в |
| 05 | (Unused area) |  |  |  |
| 06н |  |  |  |  |
| 07 | SYCC | System clock control register | R/W | Х--MM100в |
| 08н | STBC | Standby control register | R/W | $00010--$-в |
| 09н | WDTC | Watchdog control register | R/W | 0---XXXX |
| ОАн | TBTC | Timebase timer control register | R/W | 00---0008 |
| ОВн | WPCR | Clock prescaler control register | R/W | 00---0008 |
| 0Сн | PDR3 | Port 3 data register | R/W | ---XXXXX |
| 0Dн | DDR3 | Port 3 direction register | R/W | --000000в |
| ОЕн | PDR4 | Port 4 data register | R/W | --111111в |
| ОFн | (Unused area) |  |  |  |
| 10н | IBSR | $1^{2} \mathrm{C}$ bus status register | R | 0000000 B |
| 11н | IBCR | ${ }^{2} \mathrm{C}$ bus control register | R/W | 00011000 в |
| 12н | ICCR | ${ }^{2} \mathrm{C}$ clock control register | R/W | $000 \times X X X X_{B}$ |
| 13H | IADR | $1^{2} \mathrm{C}$ address register | R/W |  |
| 14 ${ }^{\text {H}}$ | IDAR | ${ }^{2} \mathrm{C}$ data register | R/W | XXXXXXXX ${ }_{\text {B }}$ |
| 15 H | (Unused area) |  |  |  |
| 16н |  |  |  |  |
| 17H |  |  |  |  |
| 18н | T2CR | Timer 2 control register | R/W | X0--XXX0в |
| 19н | T1CR | Timer 1 control register | R/W | Х000XXX0в |
| 1 Ан $^{\text {¢ }}$ | T2DR | Timer 2 data register | R/W | XXXXXXXX ${ }_{\text {B }}$ |
| 1 BH | T1DR | Timer 1 data register | R/W | XXXXXXXX |
| 1 CH | SMR | Serial mode register | R/W | 00000000 B |
| 1訾 | SDR | Serial data register | R/W | XXXXXXXX ${ }_{\text {B }}$ |
| 1Ен | (Unused area) |  |  |  |
| $1 \mathrm{~F}_{\mathrm{H}}$ |  |  |  |  |
| 20н | ADC1 | A/D control register 1 | R/W | 000000-0в |
| 21H | ADC2 | A/D control register 2 | R/W | -000001 в |
| 22н | ADDH | A/D data register H | R/W | ----- ХХв |

(Continued)

## MB89960 Series

(Continued)

| Address | Abbreviation | Register Name | Read/Write | Initial Value |
| :---: | :---: | :---: | :---: | :---: |
| 23- | ADDL | A/D data register L | R/W | XXXXXXXX ${ }_{\text {B }}$ |
| 24 | EIC1 | External interrupt 1 control register 1 | R/W | 00000000 в |
| 25 н | EIC2 | External interrupt 1 control register 2 | R/W | ----0000в |
| 26 to 27H | (Unused area) |  |  |  |
| 28н | PURR1 | Pull-up resistor register 1 (MB89965, P965A, and F969A only) | R/W | 11111111 s |
| 29н | PURR2 | Pull-up resistor register 2 (MB89965, P965A, and F969A only) | R/W | 11111111 B |
| 2 Ан | PURR3 | Pull-up resistor register 3 (MB89965, P965A, nd F969A only) | R/W | XXX11111в |
| 2 BH | PURR4 | Pull-up resistor register 4 (MB89965, P965A, and F969A only) | R/W | XXXX1111в |
| 2 CH to 31н | (Unused area) |  |  |  |
| 32н | EIE2 | External interrupt 2 control register | R/W | 00000000 в |
| 33- | EIF2 | External interrupt 2 flag register | R/W |  |
| 34 to 7Bн | (Unused area) |  |  |  |
| 7 CH | ILR1 | Interrupt level setting register 1 | W | 111111118 |
| 7D | ILR2 | Interrupt level setting register 2 | W | 111111118 |
| 7Ен | ILR3 | Interrupt level setting register 3 | W | $11111111_{\text {B }}$ |
| 7F | ITR | Interrupt test register | Not available | XXXXXX0 Ов |

- Read/write notation

R/W : Reading and writing available
R : Read-only
W : Write-only

- Initial value notation

0 : Initial value of bit is " 0 ".
1 : Initial value of bit is " 1 ".
X : Initial value of bit is undefined.
M : Initial value of bit is specified by mask option.

- : Bit is not used.

Note : Do not use the "unused areas".

## MB89960 Series

## ■ ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

$\left(\mathrm{AVss}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}\right)$

| Parameter | Symbol | Rating |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc AVcc | Vss - 0.3 | Vss +6.0 | V | * |
|  | AVR | Vss - 0.3 | Vss +6.0 |  |  |
| Input voltage | V | Vss - 0.3 | $\mathrm{Vcc}+0.3$ | V | Pins other than P44 and P55 |
|  |  | Vss - 0.3 | $\mathrm{V}_{\text {ss }}+6.0$ |  | Pins P44 and P45 |
| Output voltage | Vo | Vss - 0.3 | $\mathrm{Vcc}+0.3$ | V | Pins other than P44 and P55 |
|  |  | Vss - 0.3 | Vss +6.0 |  | Pins P44 and P45 |
| "L" level maximum output current | lob | - | 15 | mA |  |
| "L" level average output current | lolav | - | 4 | mA | Average value (operating current $\times$ operating ratio) |
| "L" level total maximum output current | Elo | - | 100 | mA |  |
| "L" level total average output current | Elolav | - | 40 | mA | Average value (operating current $\times$ operating ratio) |
| "H" level maximum output current | Іон | - | -15 | mA |  |
| " H " level average output current | lohav | - | -4 | mA | Average value (operating current $\times$ operating ratio) |
| "H" level total maximum output current | ᄃloh | - | -50 | mA |  |
| "H" level total average output current | Elohav | - | -20 | mA | Average value (operating current $\times$ operating ratio) |
| Power consumption | PD | - | 300 | mW |  |
|  |  | - | 450 |  | MB89F969A only |
| Operating temperature | TA | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

*: Set AV cc to the same potential as Vcc.
Also ensure that $A V c c$ does not exceed $V_{c c}$ at power on.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 2. Recommended Operating Conditions

$\left(\mathrm{AV} \mathrm{ss}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}\right)$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc <br> AVcc | 3.5* | 5.5* | V | Normal operation guaranteed range (MB89965/P965A/F969A) |
|  |  | 3.0 | 5.5 | V | To maintain RAM state in stop mode (MB89965/P965A/F969A) |
|  |  | 2.7* | 5.5* | V | Normal operation guaranteed range (MB89PV960) |
|  |  | 1.5 | 5.5 | V | To maintain RAM state in stop mode (MB89PV960) |
|  | AVR | 3.5 | AV ${ }_{\text {cc }}$ | V |  |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

*: Differs depending on the operating frequency and analog guaranteed range. See the figure below and " 5 . Electrical Characteristics for the A/D Converter".

Operating Voltage - Operating frequency


The figure above shows the frequency of the external oscillator when the instruction cycle setting is $4 / \mathrm{Fc}$. As the operating voltage depends on the instruction cycle, change to the new instruction cycle value if using the gear function to change the operating speed.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## MB89960 Series

3. DC Characteristics
$\left(\mathrm{AV} \mathrm{cc}=\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Sym- <br> bol | Pin Name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| " H " level input voltage | $\mathrm{V}_{1}$ | $\begin{aligned} & \text { P00 to P07, } \\ & \text { P10 to P17, } \\ & \text { P30 to P34 } \end{aligned}$ | - | 0.7 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | Vıнs | RST, $\overline{\text { INT20 }}$ to INT27, INT10 to INT12, SI, SCK, EC, TEST | - | 0.8 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | Vінм | MOD0/1/2 | - | Vcc-0.3 | - | $\mathrm{Vcc}+0.3$ | V | MOD pin input |
|  | Vıнsmb | SDA | - | Vss +1.4 | - | Vss +5.5 | V | WhenSMB selected |
|  | V H IIC | , SDA | - | 0.7 Vcc | - | Vss +5.5 | V | When ${ }^{2} \mathrm{C}$ selected |
| "L" level input voltage | VIL | $\begin{aligned} & \text { P00 to P07, } \\ & \text { P10 to P17, } \\ & \text { P30 to P34 } \end{aligned}$ | - | Vss - 0.3 | - | 0.3 Vcc | V |  |
|  | Vıs | $\overline{\text { RST, }} \overline{\text { INT20 }}$ to INT27, INT10 to INT12, SI, SCK, EC, TEST | - | Vss - 0.3 | - | 0.2 Vcc | V |  |
|  | Vilm | MOD0/1/2 | - | Vss - 0.3 | - | Vss +0.3 | V | MOD pin input |
|  | VILsmb | SCL, SDA | - | Vss - 0.3 | - | Vss +0.6 | V | WhenSMB selected |
|  | VILIC |  |  | Vss - 0.3 | - | 0.3 Vcc | V | When ${ }^{2} \mathrm{C}$ selected |
| Voltage applied to open drain output pins | V | P40 to P45 | - | Vss - 0.3 | - | $\mathrm{Vcc}+0.3$ | V |  |
| "H" level output voltage | Vон | $\begin{aligned} & \text { P00 to P07, } \\ & \text { P10 to P17, } \\ & \text { P20 to P27, } \\ & \text { P30 to P34 } \end{aligned}$ | Іон $=-2.0 \mathrm{~mA}$ | 4.0 | - | - | V |  |
| "L" level output voltage | VoL | P00 to P07, <br> P10 to P17, <br> P20 to P27, <br> P30 to P34, <br> P40 to P45, RST | $\mathrm{loL}=4.0 \mathrm{~mA}$ | - | - | 0.4 | V |  |

(Continued)

## MB89960 Series

$\left(\mathrm{AV} \mathrm{Vc}=\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin Name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Input leak current |  | $\begin{aligned} & \text { P00 to P07, } \\ & \text { P10 to P17, } \\ & \text { P20 to P27, } \\ & \text { P30 to P34, } \\ & \text { P40 to P45 } \end{aligned}$ | $0 \mathrm{~V}<\mathrm{V}_{1}<\mathrm{V}_{\mathrm{cc}}$ | -5 | - | +5 | $\mu \mathrm{A}$ | Without pullup resistor option |
|  |  | MOD0/1/2, TEST |  | -10 | - | +10 |  |  |
| Open-drain output leak current | ILIod | P40 to P45 | $0 \mathrm{~V}<\mathrm{V}_{1}<\mathrm{V}_{\text {ss }}+5.5 \mathrm{~V}$ | - | - | +5 | $\mu \mathrm{A}$ |  |
| Pull-up resistance | Rpull | P00 to P07, P10 to P17, P20 to P27, P30 to P34, P40 to P45, RST | $\mathrm{V}_{1}=0.0 \mathrm{~V}$ | 25 | 50 | 100 | $\Omega$ | With pull-up resistor option |
| Power supply current ${ }^{\star 1}$ | Icc1 | Vcc (when using an external clock) | $\begin{aligned} & \mathrm{F}_{\mathrm{CH}}=10.0 \mathrm{MHz} \\ & \text { tinsT*2}=0.4 \mu \mathrm{~s} \\ & \text { main run mode } \end{aligned}$ | - | 10 | 20 | mA | MB89PV960 |
|  |  |  |  | - | 4 | 7 |  | $\begin{array}{\|l\|} \hline \text { MB89965 } \\ \text { MB89P965A } \\ \hline \end{array}$ |
|  |  |  |  | - | 5 | 8 |  | MB89F969A |
|  | Icc2 |  | $\begin{aligned} & \mathrm{F}_{\text {сH }}=10.0 \mathrm{MHz} \\ & \mathrm{t}_{\mathrm{NST}}{ }^{* 2}=6.4 \mu \mathrm{~s} \\ & \text { main run mode } \end{aligned}$ | - | 3 | 8 | mA | MB89PV960 |
|  |  |  |  | - | 1 | 3 |  | MB89965 MB89P965A MB89F969A |
|  | Iccs1 |  | $\begin{aligned} & \mathrm{F}_{\mathrm{cH}}=10.0 \mathrm{MHz} \\ & \mathrm{t}_{\text {tss }}{ }^{* 2}=0.4 \mu \mathrm{~s} \\ & \text { main sleep mode } \end{aligned}$ | - | 3 | 8 | mA | MB89PV960 |
|  |  |  |  | - | 2 | 4 |  | $\begin{array}{\|l\|} \hline \text { MB89965 } \\ \text { MB89P965A } \\ \text { MB89F969A } \end{array}$ |

(Continued)

## MB89960 Series

(Continued)
$\left(\mathrm{AV}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{AV} \mathrm{ss}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Sym-bol | Pin Name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Power supply current ${ }^{\star 1}$ | Iccs2 | Vcc (when using an external clock) | $\begin{aligned} & \hline \mathrm{F}_{\mathrm{CH}}=10.0 \mathrm{MHz} \\ & \mathrm{tINsT}^{* 2}=6.4 \mu \mathrm{~s} \\ & \text { main sleep mode } \end{aligned}$ | - | 1 | 3 | mA |  |
|  | Iccl |  | $\mathrm{F}_{\text {сH }}=32.768 \mathrm{kHz}$ <br> sub run mode | - | 70 | 150 | $\mu \mathrm{A}$ | MB89PV960 |
|  |  |  |  | - | 20 | 100 |  | MB89965 |
|  |  |  |  | - | 0.3 | 1 | mA | $\begin{aligned} & \text { MB89P965A } \\ & \text { MB89F969A } \end{aligned}$ |
|  | Iccls |  | $\begin{aligned} & \mathrm{FcH}=32.768 \mathrm{kHz} \\ & \text { sub sleep mode } \\ & \hline \end{aligned}$ | - | 10 | 50 | $\mu \mathrm{A}$ |  |
|  | Icct |  | $\mathrm{F}_{\text {сн }}=32.768 \mathrm{kHz}$ <br> - clock mode, main stop mode | - | 5 | 15 | $\mu \mathrm{A}$ |  |
|  |  |  |  | - | 1 | 10 |  | MB89PV960 |
|  | Icch |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> - sub stop mode | - | 5 | 10 | $\mu \mathrm{A}$ | MB89965 <br> MB89P965A MB89F969A |
| Input capacitance | Cin | Except AVcc, AVss, Vcc , and AVss | $\mathrm{f}=1 \mathrm{MHz}$ | - | 10 | - | pF |  |

*1: The power supply current values are for an external clock.
*2 : See " (4) Instruction Cycle" in "4. AC Characteristics".

## MB89960 Series

## 4. AC Characteristics

(1) Reset Timing

$$
\left(\mathrm{V} \mathrm{cc}=5.0 \mathrm{~V}, \mathrm{AV} \text { ss }=\mathrm{V} \text { ss }=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| $\overline{\text { RST }} \mathrm{L}$ " pulse width | tzLzH | - | 48 thcyl ${ }^{\star}$ | - | ns |  |

*: thcyl is the period $(1 / \mathrm{Fc})$ of the oscillation input to XO .

(2) Power-On Reset
$\left(\mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Power supply rising time | $\mathrm{t}_{\mathrm{R}}$ | - | 0.5 | 50 | ms |  |
| Power supply cutoff time | toff | - | 1 | - | ns | For repeated operation |

Note : Ensure that the power supply rising time is less than the selected oscillation stabilization delay time.
For example, if the main clock frequency $\mathrm{Fc}=10 \mathrm{MHz}$ and $2^{14} / \mathrm{Fc}$ is selected as the oscillation stabilization delay time, the resulting oscillation stabilization delay time is 1.6 ms . As rapid changes in the power supply voltage may cause a power-on reset, if you need to change the power supply voltage while the device is operating, ensure that the power supply voltage changes smoothly.

| Vcc |  |
| :---: | :---: |

## MB89960 Series

(3) Clock Timings
$\left(\mathrm{AV} \mathrm{Vss}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin Name | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Clock frequency | Fch | X0, X1 | 1 | - | 10 | MHz | Main clock |
|  | FcL | X0A, X1A | - | 32.768 | - | kHz | Sub clock |
| Clock cycle time | thcyl | X0, X1 | 100 | - | 1000 | ns | Main clock |
|  | tLCyL | X0A, X1A | - | 30.5 | - | $\mu \mathrm{s}$ | Sub clock |
| Input clock pulse width | $\begin{aligned} & \hline \text { Pwh } \\ & \mathrm{P}_{\mathrm{ww}} \end{aligned}$ | X0 | 20 | - | - | ns | External clock |
|  | Ршнц <br> Pwll | X0A | - | 15.2 | - | $\mu \mathrm{s}$ | External clock |
| Input clock rising/falling time | $\begin{aligned} & \text { tcr } \\ & \text { tcc } \end{aligned}$ | X0 | - | - | 10 | ns | External clock |

- X0 and X1 clock timing and input conditions
x0

- Clock configurations

When using a crystal oscillator or ceramic oscillator

When using
 an external clock


## MB89960 Series

- X0A and X1A clock timing conditions

- Sub clock configuration

(4) Instruction Cycle

| Parameter | Symbol | Value | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Instruction cycle (Minimum instruction execution time) | tinst | 4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн | $\mu \mathrm{s}$ | $\mathrm{F}_{\mathrm{CH}}=10 \mathrm{MHz}$ (4/FсH) operation time $\mathrm{tINst}=0.4 \mu \mathrm{~s}$ |
|  |  | 2/FcL |  | FcL $=32.768 \mathrm{kHz}$ operation time $\operatorname{tinst}=61.036 \mu \mathrm{~s}$ |

## MB89960 Series

(5) Serial I/O Timings
$\left(\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{AV}\right.$ ss $=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin Name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscrc | SCK | Internal clock operation | 2 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK $\downarrow \rightarrow$ SO delay time | tsıov | SCK, SO |  | -200 | 200 | ns |  |
| Valid SI $\rightarrow$ SCK $\uparrow$ | tivsH | SCK, SI |  | 200 | - | ns |  |
| SCK $\uparrow \rightarrow$ valid SI hold time | tshix | SCK, SI |  | 200 | - | ns |  |
| Serial clock "H" pulse width | tshsL | SCK | External clock operation | tinst* | - | $\mu \mathrm{s}$ |  |
| Serial clock "L" pulse width | tsısh | SCK |  | tinst* | - | $\mu \mathrm{s}$ |  |
| SCK $\downarrow \rightarrow$ SO delay time | tstov | SCK, SO |  | 0 | 200 | ns |  |
| Valid SI $\rightarrow$ SCK | tivsh | SCK, SI |  | 200 | - | $\mu \mathrm{S}$ |  |
| SCK $\uparrow \rightarrow$ valid SI hold time | tshix | SCK, SI |  | 200 | - | $\mu \mathrm{s}$ |  |

*: See " (4) Instruction cycle" for a definition of tinst.

- Internal shift clock mode

- External shift clock mode



## MB89960 Series

(6) Peripheral Input Timings

$$
\left(\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{AV} \text { ss }=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Symbol | Pin Name | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Peripheral input "H" pulse width | tıı | INT10 to INT12, $\overline{\text { INT20 }}$ to $\overline{\text { INT27, }}$ EC | 2 tinst** | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" pulse width | tiHIL |  | 2 tinst* | - | $\mu \mathrm{s}$ |  |

*: See " (4) Instruction cycle" for a definition of tinst.


## MB89960 Series

(7) I²C Timings

$$
\left(\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}, \mathrm{AV} \text { ss }=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}\right)
$$

| Parameter | Sym bol | Pin | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Start condition output | tsta | $\begin{array}{\|l\|} \hline \text { SCL } \\ \text { SDA } \end{array}$ | $1 / 4 \mathrm{tInsT}{ }^{* 1} \times \mathrm{m}^{*} \times \mathrm{n}^{* 3}-20$ | $1 / 4 \mathrm{tinst}^{* 1} \times \mathrm{m}^{* 2} \times \mathrm{n}^{* 3}+20$ | ns | Master mode |
| Stop condition output | tsto | $\begin{array}{\|l\|} \hline \text { SCL } \\ \text { SDA } \end{array}$ | $\begin{gathered} \begin{array}{c} 1 / 4 \mathrm{t} \mathrm{INT}^{* 1} \times \end{array}\left(\mathrm{m}^{* 2} \times \mathrm{n}^{\star 3}+8\right) \\ -20 \end{gathered}$ | $\begin{gathered} 1 / 4 \mathrm{tinst}^{* 1} \times\left(\mathrm{m}^{* 2} \times \mathrm{n}^{\star 3}+8\right)+ \\ 20 \end{gathered}$ | ns | Master mode |
| Start condition detect | tsta | $\begin{array}{\|l\|} \hline \text { SCL } \\ \text { SDA } \end{array}$ | $1 / 4 \mathrm{tinst}^{* 1} \times 6+40$ | - | ns |  |
| Stop condition detect | tsto | $\begin{array}{\|l\|} \hline \text { SCL } \\ \text { SDA } \end{array}$ | $1 / 4 \mathrm{tInsT}{ }^{\star 1} \times 6+40$ | - | ns |  |
| Restart condition output | tstasu | $\begin{array}{\|l\|} \hline \text { SCL } \\ \text { SDA } \end{array}$ | $\begin{gathered} 1 / 4 \mathrm{t}_{\mathrm{NST}} \mathrm{*}^{* 1} \times\left(\mathrm{m}^{* 2} \times \mathrm{n}^{* 3}+8\right) \\ -20 \end{gathered}$ | $\begin{gathered} 1 / 4 \mathrm{tinst}{ }^{\star 1} \times\left(\mathrm{m}^{* 2} \times \mathrm{n}^{\star 3}+8\right)+ \\ 20 \end{gathered}$ | ns | Master mode |
| Restart condition detect | tstasu | $\begin{array}{\|l\|} \hline \text { SCL } \\ \text { SDA } \end{array}$ | 1/4tinst ${ }^{* 1} \times 4+40$ | - | ns |  |
| SCL output "L" width | tıow | SCL | $1 / 4 \mathrm{tinst}{ }^{* 1} \times \mathrm{m}^{* 2} \times \mathrm{n}^{* 3}-20$ | $1 / 4 \mathrm{tinst}{ }^{* 1} \times \mathrm{m}^{* 2} \times \mathrm{n}^{* 3}+20$ | ns | Master mode |
| SCL output "H" width | tнія | SCL | $\begin{gathered} \begin{array}{c} 1 / 4 \mathrm{tinsT} \\ \end{array}{ }^{* 1} \times\left(\mathrm{m}^{* 2} \times \mathrm{n}^{\star 3}+8\right) \\ -20 \end{gathered}$ | $\begin{gathered} 1 / 4 \mathrm{tinst}{ }^{* 1} \times\left(\mathrm{m}^{\star 2} \times \mathrm{n}^{\star 3}+8\right)+ \\ 20 \end{gathered}$ | ns | Master mode |
| SDA output delay | too | SDA | $1 / 4 \mathrm{tinst}{ }^{* 1} \times 4-20$ | $1 / 4 \mathrm{tinst}{ }^{* 1} \times 4+20$ | ns |  |
| SDA output setup time after interrupt | toosu | SDA | $1 / 4 \mathrm{tinst}{ }^{* 1} \times 4-20$ | - | ns |  |
| SCL input "L" pulse width | tıow | SCL | $1 / 4 \mathrm{tinst}{ }^{* 1} \times 6+40$ | - | ns |  |
| SCL input " H " pulse width | thigh | SCL | $1 / 4 \mathrm{tinst}{ }^{* 1} \times 2+40$ | - | ns |  |
| SDA input setup time | tsu | SDA | 40 | - | ns |  |
| SDA hold time | tно | SDA | 0 | - | ns |  |

*1: See " (4) Instruction cycle" for a definition of tinst.
*2: $m$ is the value set in the ICCR : CS4 and CS3 bits (bits 4 to 3 ).
*3: n is the value set in the ICCR : CS2 to CS0 bits (bits 2 to 0 ).

- Data transmit (master/slave)

- Data receive (master/slave)

SDA

SCL


## MB89960 Series

## 5. Electrical Characteristics for the A/D Converter

$\left(\mathrm{AVcc}=3.5 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{AV}$ ss $=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Sym bol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Resolution | - | - | - | - | - | 10 | bit |  |
| Total error |  |  | AVR $=$ Avcc | -5.0 | - | +5.0 | LSB |  |
| Non-linearity error |  |  |  | -2.5 | - | +2.5 | LSB |  |
| Differential linearity error |  |  |  | -1.9 | - | +1.9 | LSB |  |
| Zero transition voltage | Vot |  |  | $\begin{gathered} \text { AVR - } 3.5 \\ \text { LSB } \end{gathered}$ | $\begin{gathered} \mathrm{AVR}+0.5 \\ \mathrm{LSB} \end{gathered}$ | $\begin{gathered} \mathrm{AVR}+4.5 \\ \text { LSB } \end{gathered}$ | mV |  |
| Full-scale transition voltage | $V_{\text {FSt }}$ |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}-6.5 \\ \text { LSB } \end{gathered}$ | $\begin{gathered} \hline \mathrm{Vcc}-1.5 \\ \text { LSB } \end{gathered}$ | $\begin{gathered} \mathrm{Vcc}+1.5 \\ \mathrm{LSB} \end{gathered}$ | mV |  |
| Variation between channels | - |  |  | - | - | 4 | LSB |  |
| A/D mode conversion time*2 | - |  | - | - | $60 \mathrm{tinss}^{* 1}$ | - | $\mu \mathrm{s}$ | MB89965 MB89P965A MB89F969A |
|  |  |  |  | - | 38 tinst* ${ }^{\text {* }}$ | - | $\mu \mathrm{s}$ | MB89PV960 |
| A/D sampling time |  |  |  | - | 16 tinss* ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Analog input current | Iain | $\begin{gathered} \text { ANO } \\ \text { to } \\ \text { AN3 } \end{gathered}$ |  | - | - | 10 | $\mu \mathrm{A}$ |  |
| Analog input voltage range | Vain |  |  | AVss | - | AVR | V |  |
| Power supply current | $\mathrm{I}_{\mathrm{A}}$ | Avcc | A/D operation | - | 1.5 | 3 | mA |  |
|  | ІАн |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \text { A/D stop } \end{gathered}$ | - | 1 | 5 | $\mu \mathrm{A}$ |  |
| Reference voltage | - | AVR | - | AV ss +3.5 | - | AV cc | V |  |
| Reference voltage supply current | IR |  | A/D operation | - | 400 | - | $\mu \mathrm{A}$ |  |
|  | IRH |  | A/D stop | - | - | 5 | $\mu \mathrm{A}$ |  |

*1 : See " (4) Instruction cycle" for a definition of tinst.
*2 : Includes sampling time.

## MB89960 Series

## 6. A/D Converter Glossary

- Resolution

The change in analog voltage that can be recognized by the A/D converter.

- Linearity error (unit : LSB)

The deviation between the actual conversion characteristics and the line linking the zero transition point ("00 0000 0000s" $\leftarrow \rightarrow$ "00 0000 0001s") and the full scale transition point ("11 11111110s" $\longleftrightarrow \rightarrow$ "11 11111111s") .

- Differential linearity error (unit : LSB)

The variation from the ideal input voltage required to change the output code by 1 LSB.

- Total error (unit : LSB)

The total error is the difference between the actual value and the theoretical value.

$$
1 \mathrm{LSB}=\frac{\text { VFST }- \text { Vot }}{1022}(\mathrm{~V})
$$



Total error for digital output $\mathrm{N}=\frac{\mathrm{VNT}-\{1 \mathrm{LSB} \times \mathrm{N}+0.5 \mathrm{LSB}\}}{1 \mathrm{LSB}}$

## MB89960 Series



## MB89960 Series

## 7. Notes for A/D Conversion

- Analog input pins and input impedance

The A/D converter incorporates a sample \& hold circuit as shown below. When an A/D conversion starts, the voltage at the analog input pin is captured by the sample \& hold capacitor for a period of 16 instruction cycles. Accordingly, if the output impedance of the external circuit connected to the analog input is high, the analog input voltage may not stabilize within the period of the analog input sampling time. Therefore, ensure that the output impedance of the external circuit is sufficiently low ( $10 \mathrm{k} \Omega$ or less). If it is not possible to reduce the output impedance of the external circuit, connecting an external capacitor of approximately $0.1 \mu \mathrm{~F}$ is recommended.


- Error

The relative error increases as $\mid \mathrm{AVR}$ - AV ss $\mid$ becomes smaller.

## MB89960 Series

## 8. Electrical Characteristics of Flash Memory

- Programming and erasing characteristics

| Parameter |  |  | Sym bol | Pin Name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. |  |  | Typ. | Max. |  |  |
| Power supply current*1 |  |  |  | Ifwe | Vcc | $\mathrm{Vcc}=5.0 \mathrm{~V}$ | - | - | 40 | mA |  |
| Sector erasing time | Fixed time per sector regardless of size | Successful completion time | - | - | - | - | 1 | 15 | s |  |
|  |  | Unsuccessful completion time |  |  |  | - | - | *2 | - |  |
| Programming time | per byte | Successful completion time | - | - | - | - | 8 | 3600 | $\mu \mathrm{s}$ |  |
|  |  | Unsuccessful completion time |  |  |  | - | 650 | 3600 | $\mu \mathrm{s}$ |  |

*1 : Automatic algorithm executing
*2 : If a fault occurs during sector erasing, detection via $\mathrm{DQ}_{5}$ may not be available ( $\mathrm{DQ}_{5}=1$ may not occur) .
Accordingly, a fault must be assumed after 15 s , even if DQ5 does not go to " 1 ".

## MB89960 Series

## MASK OPTIONS

| NO | Part No. | MB89965 | MB89P965A/ MB89F969A | MB89PV960 |
| :---: | :---: | :---: | :---: | :---: |
|  | Specifying procedure | Specify when ordering mask | Not available | Not available |
| 1 | Initial value* selection for main clock oscillation stabilization delay time ( $\mathrm{F}_{\mathrm{CH}}=10 \mathrm{MHz}$ ) <br> - 01 : $2^{12 /} /$ Fch ( 0.4 ms approx.) <br> - 10 : $2^{16 / F c н ~(~} 6.6 \mathrm{~ms}$ approx.) <br> - 11 : $2^{18 / F \text { Cн ( } 26.2 \mathrm{~ms} \text { approx.) }}$ | Selectable | $2^{18} / \mathrm{F}_{\text {сH }}$ <br> (26.2 ms approx.) | $2^{18} / \mathrm{F}_{\mathrm{CH}}$ <br> (26.2 ms approx.) |

$\mathrm{F}_{\mathrm{CH}}$ : Frequency of main clock oscillation
*: This specifies the initial value after a reset of the oscillation stabilization delay time setting bits in the system clock control register (SYCC : WT1, WTO)

## ORDERING INFOMATION

| Part Number | Package | Remarks |
| :--- | :---: | :--- |
| MB89965PFV1 <br> MB89P965APFV1 <br> MB89965CPFV1 | Plastic LQFP, 48-pin <br> (FPT-48P-M05) | The MB89965PFV1 does not have an I² <br> function. |
| MB89965PFM <br> MB89P965APFM <br> MB89965CPFM | Plastic QFP, 48-pin <br> (FPT-48P-M13) | The MB89965PFM does not have an I² <br> function. |
| MB89965PF <br> MB89P965APF <br> MB89965CPF | Plastic QFP, 48-pin <br> (FPT-48P-M16) | The MB89965PF does not have an I²C <br> function. |
| MB89F969APFM | Plastic LQFP, 64-pin <br> (FPT-64P-M09) |  |
| MB89PV960CF | Ceramic MQFP, 48-pin <br> (MQP-48C-P01) |  |

## MB89960 Series

## PACKAGE DIMENSIONS

(These package dimensions are provisional. Please obtain the actual dimensions of the final product separately.)
Plastic LQFP, 48-pin (FPT-48P-M05)

Note : The pin width and thickness includes plating.

© 2000 FUJITSU LIMITED F48013S-c-4-8

## MB89960 Series

Plastic QFP, 48-pin (FPT-48P-M13)

© 2000 FUJTSU LIMTED F480233-1C-2

## MB89960 Series

## Plastic QFP, 48-pin <br> (FPT-48P-M16)


© 2000 FUJITSU LIMITED F48026S-1C-2

## MB89960 Series

## Ceramic MQFP, 48-pin <br> (MQP-48C-P01)


© 1994 FUUTSU LIITED MA8001SC--42
Dimensions in mm (inches).

## MB89960 Series

Plastic LQFP, 64-pin (FPT-64P-M09)

© 2000 FUJTSU LIMTED F640188-1C-3

## MB89960 Series

## FUJITSU LIMITED

All Rights Reserved.
The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).
Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0104
© FUJITSU LIMITED Printed in Japan


[^0]:    O : Available
    $\times$ : Not available

[^1]:    *: Programmer address

