8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89201 Series

MB89201/N201/V201

■ DESCRIPTION


The MB89201 series is a line of single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such, timers, a serial interface, an A/D converter and an external interrupt.

■ FEATURES

- MB89600 Series CPU core
- · Maximum memory space : 64 Kbytes
- Minimum execution time: 0.32 μs/12.5 MHz
 Interrupt processing time: 2.88 μs/12.5 MHz
- I/O ports : max. 27channels
- 21-bit timebase timer
- 8-bit PWM timer
- 8/16-bit capture timer/counter
- 10-bit A/D converter: 8 channels
- UART
- 8-bit serial I/O
- External interrupt 1 : 3 channelsExternal interrupt 2 : 8 channels
- · Wild Register: 2 bytes
- Multi-time programmable flash (MTP flash) Read protection

(Continued)

■ PACKAGES





(Continued)

- Low-power consumption modes (sleep mode, and stop mode)
- SHDIP-32 package
- CMOS Technology

■ PRODUCT LINEUP

Part number	MB89201	MB89N201	MB89V201			
Parameter	MIDOSZUI	MIDOSINZUI				
Classification	Mask ROM product	Multi-time programmable flash product (read protection)	Evaluation product (for development)			
ROM size	16 K \times 8 bits (internal mask ROM)	16 K × 8 bits (internal flash)	32K x 8-bit (external EPROM)			
RAM size		512 × 8 bits				
CPU functions	Number of instructions: Instruction bit length: Instruction length: Data bit length: Minimum execution time: Interrupt processing time:	136 8 bits 1 to 3 bytes 1, 8, 16 bits 0.32 μs to 5.1 μs (12.5 MHz) 2.88 μs to 46.1 μs (12.5 MHz)				
Ports		//O ports (CMOS) : 27 (also se orts are also an N-ch open-drair				
21-bit time base timer	21-bit Interrupt cycle: 0.66 ms, 2.64 ms, 21 ms, or 335.5 ms with 12.5-MHz main clock					
Watching timer	Reset generation cycle: 335.5 ms minimum with 12.5-MHz main clock					
8-bit PWM timer	8-bit interval timer operation (square output capable, operating clock cycle : 0.32 μs , 2.56 μs, 5.1 μs, 20.5 μs) 8-bit resolution PWM operation (conversion cycle : 81.9 μs to 21.47 s : in the selection of internal shift clock of 8/16-bit capture timer) Count clock selectable between 8-bit and 16-bit timer/counter outputs					
8/16-bit capture, timer/counter	8-bit capture timer/counter × 1 channel + 8-bit timer or 16-bit capture timer/counter × 1 channel Capable of event count operation and square wave output using external clock input with 8-bit timer 0 or 16-bit counter					
UART		Transfer data length : 6/7/8 bits				
8-bit Serial I/O	8 bits LSB first/MSB first selectable One clock selectable from four operation clocks (one external shift clock, three internal shift clocks : 0.8 μs, 6.4 μs, 25.6 μs)					
12-bit PPG timer	Output fre	equency : Pulse width and cycle	e selectable			
External interrupt 1 (wake-up function)	3 channels (Interrupt vector, request flag, request output enabled) Edge selectable (Rising edge, falling edge, or both edges) Also available for resetting stop/sleep mode (Edge detectable even in stop mode)					
External interrupt 2 (wake-up function)	1 channel with 8 inputs (Independent L-level interrupt and input enable) Also available for resetting stop/sleep mode (Level detectable even in stop mode)					

(Continued)

(Continued)

Part number Parameter	MB89201	MB89N201	MB89V201			
10-bit A/D converter	10-bit precision × 8 channels A/D conversion function (Conversion time : 12.16 μs/12.5 MHz) Continuous activation by 8/16-bit timer/counter output or time-base timer counter					
Wild Register		8 -bit \times 2				
Standby mode		Sleep mode, and Stop mode				
Overhead time from reset to the first instruction execution	Powr-on reset : Oscillation settling time*1 External reset : a few μs Software reset : a few μs	Powr-on reset: Voltage regulator and oscillation settling time (31.5 ms/12.5 MHz) External reset: Oscillation settling time (21.0 ms/12.5 MHz) Software reset: a few μs	Powr-on reset: Oscillation settling time (21.0 ms/12.5 MHz) External reset: Oscillation settling time (21.0 ms/12.5 MHz) Software reset: a few μs			
Power supply Voltage*2	2.2 V to 5.5 V	3.5 V to 5.5 V	2.7 V to 5.5 V			

^{*1 :} Check section "■ MASK OPTIONS"

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89201	MB89N201	MB89V201
DIP-32P-M06	0	0	×
DIP-64P-M01	×	×	O *

^{○ :} Available ×: Not available

Part number:

Inquiry:

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the evaluation product, verify its differences from the product that will actually be used.

2. Current Consumption

In the case of the MB89V201, add the current consumed by the EPROM which is connected to the adapter socket.

3. Mask Options


Functions that can be selected as options and how to designate these options vary by the product. Before using options check section "

MASK OPTIONS".


^{*2 :} The minimum operating voltage varies with the operating frequency, the function, and the connected ICE.

^{*:} Adapter for 64-pin to 32-pin conversion (manufactured by)

■ PIN ASSIGNMENT



(Continued)



N.C.: Internally connected. Do not use.

■ PIN DESCRIPTION

Pin	No.	Din name	Circuit	Firmation	
SHDIP32*1	SHDIP64*2	Pin name	type	Function	
8	35	X0	۸	Pins for connecting the crystal for the main clock. To use an external	
9	34	X1	A	clock, input the signal to X0 and leave X1 open.	
5	39	P60	Н	General-purpose CMOS input port.	
6	38	P61	Н	General-purpose CMOS input port	
7	37	P62/RST	С	Reset I/O pin / General-purpose CMOS I/O port (selectable by metal option for MB89201/N201; selectable by SEL input for MB89V201). This pin serves as an N-channel open-drain output with pull-up resistor and a input as well. The reset is a hysteresis input. If the pin is selected to be reset I/O pin, then it outputs the "L" signal in response to an internal reset request. Also, it initializes the internal circuit upon input of the "L" signal.	
_	36	SEL	_	MB89V201 P62/RST selection input. If SEL is pullup, then P62/RST pin act as RST function; If SEL is pulldown, then P62/RST pin act as P62 function;	
28 to 31	59 to 56	P00/INT20/AN4 to P03/INT23/AN7	G	General-purpose CMOS I/O ports. These pins also serve as an input (wake-up input) of external interrupt 2 or as an A/D converter analog input. The input of external ir terrupt 2 is a hysteresis input.	
1 to 4	55 to 52	P04/INT24 to P07/INT27	D	General-purpose CMOS I/O ports. These pins also serve as an input (wake-up input) of external interrupt 2. The input of external interrupt 2 is a hysteresis input.	
19	44	P30/UCK/SCK	В	General-purpose CMOS I/O ports. This pin also serves as the clock I/O pin for the UART or 8-bit serial I/O. The resource is a hysteresis input.	
18	45	P31/UO/SO	E	General-purpose CMOS I/O ports. This pin also serves as the data output pin for the UART or 8-bit serial I/O.	
17	46	P32/UI/SI	В	General-purpose CMOS I/O ports. This pin also serves as the data input pin for the UART or 8-bit serial I/O. The resource is a hysteresis input.	
15	47	P33/EC	В	General-purpose CMOS I/O ports. This pin also serves as the external clock input pin for the 8/16-bit capture timer/counter. The resource is a hysteresis input.	
14	48	P34/TO/INT10	В	General-purpose CMOS I/O ports. This pin also serves as the output pin for the 8/16-bit capture timer/counter or as the input pin for external interrupt 1. The resource is a hysteresis input.	
13, 12	49, 50	P35/INT11, P36/INT12	В	General-purpose CMOS I/O ports. These pins also serve as the input pin for external interrupt 1. The resource is a hysteresis input.	

(Continued)

*1 : DIP-32P-M06 *2 : DIP-64P-M01

(Continued)

Pin	No.	Pin name	Circuit	Function	
SHDIP*1	SHDIP*2	Fill Hallie	type	Tunction	
11	51	P37/BZ/PPG	E	General-purpose CMOS I/O ports. This pin also serves as the buzzer output pin or the 12-bit programmable pulse generator output.	
20	43	P50/PWM	Е	General-purpose CMOS I/O ports. This pin also serves as the 8-bit PWM output pin.	
24 to 27	63 to 60	P40/AN0 to P43/AN3	F	General-purpose CMOS I/O ports. These pins can also be used as N-channel open-drain ports. These pins also serve as A/D converter analog input pins.	
32	64	Vcc		Power supply pin	
10	33	Vss		Power (GND) pin	
21	42	P70	Е	General-purpose CMOS I/O ports.	
22 to 23	41 to 40	P71 to P72	Е	General-purpose CMOS I/O ports.	
16	_	С	_	MB89N201: Capacitance pin for regulating the power supply. Connect an external ceramic capacitor of about 0.1 μF. MB89201: This pin is not internally connected. It is unnecessary to connect a capacitor.	


*1 : DIP-32P-M06

*2 : DIP-64P-M01

■ EXTERNAL EPROM PIN DESCRIPTION (MB89V201 only)


Pin No.	Pin name	I/O	Function
1, 31	EV _{DD}	0	EPROM power supply pin
2, 32	EVss	0	EPROM power supply (GND) pin
5 to 20	A15 to A0	0	Address output pins
21 to 28	O8 to O1	I	Data input pins
29	CE	0	ROM chip enable pin Outputs "H" during standby.
30	ŌĒ	0	ROM output enable pin Outputs "L" at all times.
3, 4	N.C.	_	Internally connected pins Be sure to leave them open.

■ I/O CIRCUIT TYPE



(Continued)

(Continued)



■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ ELECTRICAL CHARACTERISTICS" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input terminals open may lead to permanent damage due to malfunction and latchup; pull up or pull down the terminals through the resistors of 2 $k\Omega$ or more.

Make the unused I/O terminal in a state of output and leave it open and if it is in an input state, handle it with the same procedure as the input terminals.

3. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

4. Power Supply Voltage Fluctuations

Although $V_{\rm CC}$ power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that $V_{\rm CC}$ ripple fluctuations (P-P value) will be less than 10% of the standard $V_{\rm CC}$ value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

5. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

6. About the Wild Register Function

No wild register can be debugged on the MB89V201. For the operation check, test the MB89N201 installed on a target system.

7. Program Execution in RAM

When the MB89V201 is used, no program can be executed in RAM.

8. Note to Noise in the External Reset Pin (RST)

If the reset pulse applied to the external reset pin (\overline{RST}) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin (\overline{RST}) .

9. Cautions for the product that does not contain External Reset Pin (RST)

For the product that select P62 instead of RST pin by mask option, the only way to initialize the device is by power on reset. If the power supply rise / cutoff time does not meet the specifications, then power on reset cannot be generated, and the device become unusable.

■ PROGRAMMING AND ERASE FLASH MEMORY ON THE MB89N201

1. Flash Memory

The flash memory is located between C000_H and FFFF_H in the CPU memory map and incorporates a flash memory interface circuit that allows read access and program access from the CPU to be performed in the same way as mask ROM. Programming and erasing flash memory is also performed via the flash memory interface circuit by executing instructions in the CPU. This enables the flash memory to be updated in place under the control of the CPU, providing an efficient method of updating program and data.


2. Flash Memory Features

- 16 K byte×8-bit configuration
- Automatic programming algorithm (Embedded algorithm*)
- Includes an erase pause and restart function
- Data polling and toggle bit for detection of program/erase completion
- Detection of program/erase completion via CPU interrupt
- · Compatible with JEDEC-standard commands
- No. of program/erase cycles: Minium 100; Maxium 1,000
- *: Embedded Algorithm is a trademark of Advanced Micro Devices.

3. Procedure for Programming and Erasing Flash Memory

Programming and reading flash memory cannot be performed at the same time. Accordingly, to program or erase flash memory, the program must first be copied from flash memory to RAM so that programming can be performed without program access from flash memory.

4. Flash Memory Control Status Register (FMCS)



5. Memory Space

The memory space for the CPU access and for the parallel flash programmer access is listed below.

Memory size	CPU address	Programmer address
16 K bytes	FFFF _H to C000 _H	3FFFн to 0000н

6. Flash Programmer Adaptor and Recommended Flash Programmers

Part number	Package	Adaptor Part number Programmer Part n	
MB89N201-PSH	DIP-32P-M06	MB91919-607	MB91919-001

Contact information:

Fujitsu Microelectronics Asia Pte Ltd.: TEL (65)-2810770

7. Flash Content Protection

Flash content can be read using serial programmer if the flash content protection mechanism is not activated.

One predefined area of the flash (FFFC_H) is assigned to be used for preventing the read access of flash content. If the protection code "01_H" is written in this address (FFFC_H), the flash content cannot be read by any serial programmer.

Note: The program written into the flash cannot be verified once the flash protection code is written ("01H" in FFFCH). It is advised to write the flash protection code at last.

■ PROGRAMMING TO THE EPROM WITH EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TVM

2. Programming Socket Adapter


To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer : Sun Hayato Co., Ltd.) listed below.

Package	Compatible socket part number
LCC-32	ROM-32LC-28DP-S

Inquiry : Sun Hayato Co., Ltd. : TEL (81) -3-3986-0403

FAX (81) -3-5396-9106


3. Memory Space.



4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.


■ BLOCK DIAGRAM



■ CPU CORE

1. Memory Space

The microcontrollers of the MB89201 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89201 series is structured as illustrated below.



2. Registers

The MB89201 series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions

Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator


When the instruction is an 8-bit data processing instruction, the lower byte is

used.


Index register (IX): A 16-bit register for index modification

Extra pointer (EP): A 16-bit pointer for indicating a memory address Stack pointer (SP): A 16-bit register for indicating a stack area

Program status (PS): A 16-bit register for storing a register pointer, a condition code




The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

• Rule for Conversion of Actual Addresses of the General-purpose Register Area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is enabled when this flag is set to "1". Interrupt is disabled when the flag is cleared to "0". Cleared to "0" at the reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	l	†
1	0	2	,
1	1	3	Low = no interrupt

N-flag: Set to "1" if the MSB becomes to "1" as the result of an arithmetic operation. Cleared to "0" when the bit is cleared to "0".

Z-flag: Set to "1" when an arithmetic operation results in 0. Cleared otherwise.


V-flag: Set to "1" if the complement on 2 overflows as a result of an arithmetic operation. Cleared to "0" if the overflow does not occur.

C-flag: Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 16 banks can be used on the MB89201 series. The bank currently in use is indicated by the register bank pointer (RP) .



■ I/O MAP

Address	Register name	Register description	Read/write	Initial value
0000н	PDR0	Port 0 data register	R/W	$\times \times $
0001н	DDR0	Port 0 data direction register	W	00000000
0002н to 00006н		Prohibited area		
0007н	SYCC	System clock control register	R/W	1 MM1 0 0
0008н	STBC	Standby control register	R/W	00010
0009н	WDTC	Watchdog timer control register	R/W	0 X X X X
000Ан	TBTC	Timebase timer control register	R/W	00000
000Вн		Prohibited area		
000Сн	PDR3	Port 3 data register	R/W	XXXXXXX
000Дн	DDR3	Port 3 data direction register	W	00000000
000Ен	RSFR	Reset flag register	R	X X X X
000Fн	PDR4	Port 4 data register	R/W	X X X X
0010н	DDR4	Port 4 data direction register	R/W	0 0 0 0
0011н	OUT4	Port 4 output format register	R/W	0 0 0 0
0012н	PDR5	Port 5 data register	R/W	X
0013н	DDR5	Port 5 data direction register	R/W	0
0014н	RCR21	12-bit PPG control register 1	R/W	0 0 0 0 0 0 0
0015н	RCR22	12-bit PPG control register 2	R/W	0 0 0 0 0 0
0016н	RCR23	12-bit PPG control register 3	R/W	0 - 0 0 0 0 0 0
0017н	RCR24	12-bit PPG control register 4	R/W	0 0 0 0 0 0
0018н	BZCR	Buzzer register	R/W	0 0 0
0019н	TCCR	Capture control register	R/W	0 0 0 0 0 0 0
001Ан	TCR1	Timer 1 control register	R/W	0 0 0 - 0 0 0 0
001Вн	TCR0	Timer 0 control register	R/W	0 0 0 0 0 0 0
001Сн	TDR1	Timer 1 data register	R/W	$\times \times $
001Dн	TDR0	Timer 0 data register	R/W	$\times \times $
001Ен	TCPH	Capture data register H	R	$\times \times \times \times \times \times \times \times$
001Fн	TCPL	Capture data register L	R	$\times \times \times \times \times \times \times \times$
0020н	TCR2	Timer output control register	R/W	0 0
0021н	Prohibited area			
0022н	CNTR	PWM control register	R/W	0 - 0 0 0 0 0 0
0023н	COMR	PWM compare register	W	$\times \times \times \times \times \times \times$
0024н	EIC1	External interrupt 1 Control register 1	R/W	00000000

(Continued)

Address	Register name	Register description	Read/write	Initial value	
0025н	EIC2	External interrupt 1 Control register 2	R/W	0 0 0 0	
0026н	Duck is its diagram				
0027н		Prohibited area			
0028н	SMC	Serial mode control register	R/W	0 0 0 0 0 - 0 0	
0029н	SRC	Serial rate control register	R/W	0 1 1 0 0 0	
002Ан	SSD	Serial status and data register	R/W	0 0 1 0 0 - 1 X	
002Вн	SIDR	Serial input data register	R	XXXXXXX	
002BH	SODR	Serial output data register	W	$X \times X \times X \times X$	
002Сн	UPC	Clock division selection register	R/W	0 0 1 0	
002Dн to 002Fн		Prohibited area			
0030н	ADC1	A/D converter control register 1	R/W	- 0 0 0 0 0 0 0	
0031н	ADC2	A/D converter control register 2	R/W	- 0 0 0 0 0 0 1	
0032н	ADDH	A/D converter data register H	R	X X	
0033н	ADDL	A/D converter data register L	R	X X X X X X X X	
0034н	ADEN	A/D enable register	R/W	0 0 0 0 0 0 0	
0035н		Prohibited area			
0036н	EIE2	External interrupt 2 control register1	R/W	0 0 0 0 0 0 0 0	
0037н	EIF2	External interrupt 2 control register2	R/W	0	
0038н		Prohibited area			
0039н	SMR	Serial mode register	R/W	0 0 0 0 0 0 0	
003Ан	SDR	Serial data register	R/W	XXXXXXX	
003Вн	SSEL	Serial function switching register	R/W	0	
003Сн to 003Гн		Prohibited area			
0040н	WRARH0	Upper-address setting register	R/W	X X X X X X X X	
0041н	WRARL0	Lower-address setting register	R/W	$X \times X \times X \times X \times X$	
0042н	WRDR0	Data setting register 0	R/W	$X \times X \times X \times X \times X$	
0043н	WRARH1	Upper-address setting register	R/W	XXXXXXX	
0044н	WRARL1	Lower-address setting register	R/W	XXXXXXX	
0045н	WRDR1	Data setting register 1	R/W	XXXXXXX	
0046н	WREN	Address comparison EN register	R/W	X X X X X X O O	
0047н	WROR	Wild-register data test register	R/W	0 0	
0048н to 005Fн	Prohibited area				

(Continued)

(Continued)

Address	Register name	Register description	Read/write	Initial value
0060н	PDR6	Port 6 data register	R/W	1 X X
0061н	DDR6	Port 6 data direction register*	R/W	0 0
0062н	PUL6	Port 6 pull-up setting register	R/W	0 0 0
0063н	PDR7	Port 7 data register	R/W	X X X
0064н	DDR7	Port 7 data direction register	R/W	0 0 0
0065н	PUL7	Port 7 pull-up setting register	R/W	0 0 0
0066н to 006Fн		Prohibited area		
0070н	PUL0	Port-0 pull-up setting register	R/W	0 0 0 0 0 0 0 0
0071н	PUL3	Port-3 pull-up setting register	R/W	00000000
0072н	PUL5	Port-5 pull-up setting register	R/W	0
0073н to 0078н		Prohibited area		
0079н	FMCS	Flash memory control status register	R/W	0 0 0 X
007Ан		Prohibited area		
007Вн	ILR1	Interrupt level setting register1	W	11111111
007Сн	ILR2	Interrupt level setting register2	W	11111111
007Dн	ILR3	Interrupt level setting register3	W	11111111
007Ен	ILR4	Interrupt level setting register4	W	1 1 1 1 1 1 1 1
007Fн	ITR	Interrupt test register	Not available	0 0

^{- :} Unused, X : Undefined, M : Set using the mask option

Note: Do not use prohibited areas.

^{*:} No used in MB89N201

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = 0.0V)


Parameter	Symbol	Va	lue	Unit	Remarks
Farameter	Syllibol	Min.	Max.	Oilit	Keiliaiks
Power supply voltage	Vcc	Vss - 0.3	Vss + 6.0	V	
Input voltage	Vı	Vss - 0.3	Vcc + 0.3	V	
Output voltage	Vo	Vss - 0.3	Vcc + 6.0	V	
"L" level maximum output current	lol	_	15	mA	
"L" level average output current	lolav1	_	4	mA	Average value (operating current × operating rate) Pins excluding P40 to P43, P70 to P72
	lolav2	_	12	mA	Average value (operating current × operating rate) Pins P40 to P43, P70 to P72
"L" level total maximum output current	ΣΙοι	_	100	mA	
"H" level maximum output current	Іон	_	-10	mA	Pins excluding P60 to P61
"H" level average output current	Іонач	_	-4	mA	Average value (operating current × operating rate)
"H" level total maximum output current	ΣІон	_	-50	mA	
Power consumption	Pd	_	200	mW	
Operating temperature	Та	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = 0.0V)

Parameter	Symbol	Va	alue	Unit	Remarks
Parameter	Syllibol	Min.	Max.	Oilit	Remarks
		2.2	5.5	V	MB89201
Power supply voltage	Vcc	3.5	5.5	V	MB89N201
Power supply voltage	VCC	2.7	5.5	V	MB89V201
		1.5	5.5	V	Retains the RAM state in stop mode
"H" lovel input veltage	Vıн	0.7 Vcc	Vcc + 0.3	V	P00 to P07, P31, P37, P40 to P43, P50, P60 to P62, P70 to P72
"H" level input voltage	Vihs	0.8 Vcc	Vcc + 0.3	V	RST, EC, INT20 to INT27, UCK/SCK, INT10 to INT12, P30, P32 to P36, UI/SI
"I " lovel input veltege	VıL	Vss - 0.3	0.3 Vcc	V	P00 to P07, P31, P37, P40 to P43, P50, P60 to P62, P70 to P72
"L" level input voltage	VILS	Vss - 0.3	0.2 Vcc	V	RST, EC, INT20 to INT27, UCK/SCK, INT10 to INT12, P30, P32 to P36, UI/SI
Open-drain output pin application voltage	VD	Vss - 0.3	Vcc + 0.3	V	P40 to P43, P62, RST
Operating temperature	Ta	-40	+85	°C	



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, FcH = 12.5 MHz (External clock) , Ta = -40 °C to +85 °C)

Danamatan	Sym-		Din none	0		Value)	11	Damarka
Parameter	bol		Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
"H" level input	VIH		P07, 37, P40 to P43, 60 to P62, P70 to P72	_	0.7 Vcc	_	Vcc + 0.3	V	
voltage	Vihs	UCK/S0 INT20 t	32 to P36, RST CK, UI/SI, EC, o INT27, o INT12	_	0.8 Vcc		Vcc + 0.3	V	
"L" level input	VıL		37, P40 to P43, 60 to P62,	_	Vss - 0.3		0.3 Vcc	V	
voltage	VILS	UCK/S0 INT20 t	32 to P36, RST, CK, UI/SI, EC, o INT27, o INT12	_	Vss - 0.3		0.2 Vcc	V	
Open-drain output pin application voltage	V _D	P40 to	P43, RST /P62	_	Vss - 0.3		Vcc + 0.3	V	
"H" level output voltage	Vон		P07, P30 to P37, P40 P50, P70 to P72	Iон = −4.0 mA	4.0	—	_	V	
"L" level	V _{OL1}	P00 to F	P07, P30 to P37, P50,	IoL = 4.0 mA	_	_	0.4	V	
output voltage	V _{OL2}	P40 to	P43, P70 to P72	I _{OL} = 12.0 mA	_		0.4	V	
Input leakage current	lu	to P43,	P07, P30 to P37, P40 P50 , P60 to P61, S2, P70 to P72	0.45 V < Vı < Vcc	_	_	±5	μΑ	Without pull-up resis- tor
Pull-up resistance	RPULL		P07, P30 to P37, ST/P62, P70 to P72	Vı = 0.0 V	25	50	100	kΩ	
				When A/D	_	8	12	mA	MB89201
	Icc		Normal operation mode	converter stops	_	6	9	mA	MB89N201
	ICC		(External clock, highest gear speed)	When A/D	_	10	15	mA	MB89201
Power supply		Vcc	3 3 2 2 2	converter starts	_	8	12	mA	MB89N201
current	Iccs	VCC	Sleep mode (External clock,	When A/D		4	6	mA	MB89201
			highest gear speed)	converter stops	_	3	5	mA	MB89N201
	Іссн		Stop mode Ta = +25 °C	When A/D	_	_	1	μΑ	MB89201
			(External clock)	converter stops	_	_	10	μΑ	MB89N201
Input capacitance	Cin	Other th	nan Vcc, Vss	_	_	10	_	pF	MB89N201


4. AC Characteristics

(1) Reset Timing

$$(Vss = 0.0 V, Ta = -40 °C to +85 °C)$$

Parameter	Symbol	Condition	Valu	ne	Unit	Remarks	
Farameter	Syllibol	Condition	Min.	Max.	Oiiit	Remarks	
RST "L" pulse width	t zlzh	_	45	_	ns		
Internal reset pulse extension	t irst	_	48 thcyl		ns		

they : 1 oscillating clock cycle time




Notes: •When the power-on reset option is not on, leave the external reset on until oscillation becomes stable.
•If the reset pulse applied to the external reset pin (RST) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin (RST).

(2) Power-on Reset

$$(Vss = 0.0 \text{ V}, Ta = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$$

Parameter	Symbol	Condition	Value		Unit	Remarks	
Farameter	Syllibol	Condition	Min.	Max.	Offic	Nemarks	
Power supply rising time	ṫ̀R		_	50	ms		
Power supply cutoff time	t off		1		ms	Due to repeated operations	



Note: The supply voltage must be set to the minimum value required for operation within the prescribed default oscillation settling time.


Note: For the product that select P62 instead of RST pin by mask option, the only way to initialize the device is by power on reset. If the power supply rise / cutoff time does not meet the specifications, then power on reset cannot be generated, and the device become unusable.

(3) Clock Timing


$$(Vss = 0.0 V, Ta = -40^{\circ}C to +85^{\circ}C)$$

Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
Faranietei	Syllibol	Condition	Min.	Max.	Oilit		
Clock frequency	Fсн		1	12.5	MHz		
Clock cycle time	txcyL		80	1000	ns		
Input clock pulse width	twh twl	_	20	_	ns		
Input clock rising/falling time	tcr tcr		_	10	ns		

• X0 and X1 Timing and Conditions



• Main Clock Conditions



(4) Instruction Cycle.


Parameter	Symbol	l Value (typical)		Remarks
Instruction cycle (minimum execution time)	t inst	4/Гсн, 8/Гсн, 16/Гсн, 64/Гсн	l lie	$t_{\text{INST}} = 0.32~\mu s$ when operating at FcH = 12.5 MHz (4/FcH)

(6) Peripheral Input Timing

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, Ta = -40 °C to +85 °C)$


Parameter	Symbol	Pin name	Val	lue	Unit	Remarks
Parameter	Symbol	riii iiaiiie	Min.	Max.	Oilit	Iveillative
Peripheral input "H" pulse width	tılıн	INT10 to INT12,	2 tinst*	_	μs	
Peripheral input "L" pulse width	tıнıL	INT20 to INT27, EC	2 tinst*		μs	

*: For information on t_{INST} see " (4) Instruction Cycle".



 $(Vcc = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ Ta} = -40 ^{\circ}\text{C to} +85 ^{\circ}\text{C})$

Parameter	Symbol	Pin name		Value	Unit	Remarks	
Farameter	Syllibol	riii iiaiiie	Min.	Тур.	Max.	Oilit	Kemarks
Peripheral input "H" noise limit	tihnc	P00 to P07, P30 to	_	45	_	ns	
Peripheral input "L" noise limit	tilnc	P37, P40 to P43, P50, P60 to P62, P70 to P72, RST, EC, INT20 to INT27, INT10 to INT12	_	45		ns	




(7) UART, Serial I/O Timing

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, Ta = -40 °C to +85 °C)$


Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Parameter	Syllibol	Fili flame	Condition	Min.	Max.	Oilit	itemarks
Serial clock cycle time	tscyc	UCK/SCK		2 tinst*	_	μs	
$UCK/SCK \downarrow \to SO \ time$	t slov	UCK/SCK, SO	Internal shift clock mode	-200	200	ns	
Valid SI → UCK/SCK↑	t ıvsH	UCK/SCK, SI		1/2 tinst*	_	μs	
$UCK/SCK \! \uparrow \! \to Valid SI hold time$	t shix	UCK/SCK, SI		1/2 tinst*		μs	
Serial clock "H" pulse width	t shsl	UCK/SCK		tinst*		μs	
Serial clock "L" pulse width	t slsh	UCK/SCK	External	tinst*	_	μs	
$UCK/SCK \downarrow \to SO \ time$	t sLov	UCK/SCK, SO	shift clock	0	200	ns	
Valid SI → UCK/SCK	t ıvsh	UCK/SCK, SI	mode	1/2 tinst*	_	μs	
$UCK/SCK \! \uparrow \! \to Valid SI hold time$	t shix	UCK/SCK, SI		1/2 tinst*		μs	

*: For information on tinst, see "(4) Instruction Cycle".

Internal Shift Clock Mode



• External Shift Clock Mode



5. A/D Converter

(1) A/D Converter Electrical Characteristics

$$(Vss = 0.0 \text{ V}, Ta = -40 ^{\circ}\text{C to} +85 ^{\circ}\text{C})$$

Parameter	Symbol		Value		Unit	Remarks
Parameter	Syllibol	Min.	Тур.	Max.	Ullit	Remarks
Resolution			_	10	bit	
Total error		-5.0	_	+5.0	LSB	
Linearity error		-3.0	_	+3.0	LSB	
Differential linearity error		-2.5	_	+2.5	LSB	
Zero transition voltage	Vот	Vss - 3.5 LSB	Vss + 0.5 LSB	Vss + 4.5 LSB	V	
Full-scale transition voltage	V _{FST}	Vcc – 6.5 LSB	Vcc – 1.5 LSB	Vcc + 2.0 LSB	V	
A/D mode conversion time	_		_	38 t INST*	μs	
Analog port input current	Iain		_	10	μΑ	
Analog input voltage range	_	0	_	Vcc	V	
Power supply voltage for A/D	Vcc	4.5	_	5.5	V	MB89201 / MB89V201
accuracy assurance		3.5	_	5.5	V	MB89N201

^{*:} For information on t_{inst}, see " (4) Instruction Cycle" in "4. AC Characteristics."

(2) A/D Converter Glossary

Resolution

Analog changes that are identifiable with the A/D converter When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

Linearity error (unit : LSB)


The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1111" \leftrightarrow "11 1111 1110") from actual conversion characteristics


• Differential linearity error (unit : LSB)

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

• Total error (unit : LSB)

The difference between theoretical and actual conversion values






(3) Notes on Using A/D Converter

• Input impedance of the analog input pins

The A/D converter used for the MB89201 series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for 16 instruction cycles after activating A/D conversion. For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below $4 \text{ k}\Omega$) .

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about $0.1 \, \mu F$ for the analog input pin.




• Error


The smaller the | Vcc - AVss |, the greater the error would become relatively.

■ EXAMPLE CHARACTERISTICS

· Power supply current



• MB89201/MB89N201: 4 MHz (when external clock are used)



(gear : 4 divide)

4 5 Vcc (V)

0

.... Iccs2

(gear : 64 divide) 0


1 - (gear : 4 divide)


lccs2


(gear: 64 divide)

4 5 Vcc (V)


• MB89201/MB89N201 : 12.5 MHz (when external clock is used)







(3) "H" level output voltage



■ MASK OPTIONS

No	Part number	MB89201	MB89N201	MB89V201
	Specifying procedure	Specify when ordering masking	Specify by part number	
1	Selection of initial value of main clock oscillation settling time* (with FcH = 12.5 MHz) 01: 2 ¹⁴ /FcH (Approx.1.31 ms) 10: 2 ¹⁷ /FcH (Approx.10.5 ms) 11: 2 ¹⁸ /FcH (Approx.21.0 ms)	Selectable	Fixed to 2 ¹⁸ /Fch	Fixed to 2 ¹⁸ /Fcн
2	Reset pin output** With reset output Without reset output	Selectable	With reset output	With reset output
3	External Reset pin RST external reset pin is used P62 I/O pin is used	Selectable	Selectable	Selectable by SEL input

Fcн: Main clock oscillation frequency


■ ORDERING INFORMATION

Part number	Package	Remarks
MB89201-PSH	32-pin Plastic SHDIP (DIP-32P-M06)	
MB89N201-PSH	32-pin Plastic SHDIP (DIP-32P-M06)	P62 I/O pin is used
MB89N201A-PSH	32-pin Plastic SHDIP (DIP-32P-M06)	RST external reset pin is used
MB89V201-CFV	64-pin Plastic SHDIP (DIP-64P-M01)	


^{*:} Initial value to which the oscillation settling time bit (SYCC: WT1, WT0) in the system clock control register is set

^{** :} Reset pin output is available only if external reset pin option choose to use RST external reset pin

■ PACKAGE DIMENSIONS



(Continued)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Marketing Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan

Tel: +81-3-5322-3353 Fax: +81-3-5322-3386 http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 3545 North First Street,

San Jose, CA 95134-1804, U.S.A.

Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10,

D-63303 Dreieich-Buchschlag,

Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fme.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741

Tel: +65-6281-0770 Fax: +65-6281-0220

http://www.fmal.fujitsu.com/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu, Seoul 135-280

Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

http://www.fmk.fujitsu.com/

F0207

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

