## $4 \mathrm{~K} \times 16 / 18$ and $8 \mathrm{~K} \times 16 / 18$ Dual-Port Static RAM with SEM, INT, BUSY

## Features

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- 4K x 16 organization (CY7C024)
- 4K x 18 organization (CY7C0241)
- $8 \mathrm{KK} \times 16$ organization (CY7C025)
- $8 \mathrm{~K} \times 18$ organization (CY7C0251)
- 0.65-micron CMOS for optimum speed/power
- High-speed access: 15 ns
- Low operating power: $\mathrm{I}_{\mathrm{CC}}=150 \mathrm{~mA}$ (typ.)
- Fully asynchronous operation
- Automatic power-down
- Expandable data bus to $32 / 36$ bits or more using Master/Slave chip select when using more than one device
- On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
- INT flag for port-to-port communication
- Separate upper-byte and lower-byte control
- Pin select for Master or Slave
- Available in 84-pin Lead (Pb)-free PLCC, 84-pin PLCC, 100-pin Lead (Pb)-free TQFP, and 100-pin TQFP


## Functional Description

The CY7C024/0241 and CY7C025/0251 are low-power CMOS $4 \mathrm{~K} \times 16 / 18$ and $8 \mathrm{~K} \times 16 / 18$ dual-port static RAMs. Various arbitration schemes are included on the CY7C024/ 0241 and CY7C025/0251 to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The CY7C024/ 0241 and CY7C025/0251 can be utilized as standalone 16-/18-bit dual-port static RAMs or multiple devices can be combined in order to function as a $32-/ 36$-bit or wider master/ slave dual-port static RAM. An M/S pin is provided for implementing 32-/36-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.
Each port has independent control pins: Chip Enable ( $\overline{\mathrm{CE}})$, Read or Write Enable (R/W), and Output Enable ( $\overline{O E}$ ). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The Interrupt Flag (INT) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a chip select ( $\overline{\mathrm{CE}})$ pin.
The CY7C024/0241 and CY7C025/0251 are available in 84-pin Lead (Pb)-free PLCCs, 84-pin PLCCs (CY7C024 and CY7C025 only), 100-pin Lead (Pb)-free Thin Quad Plastic Flatplack (TQFP) and 100-pin Thin Quad Plastic Flatpack.


## Pin Configurations



## Notes:

1. $\overline{\mathrm{BUSY}}$ is an output in master mode and an input in slave mode.
2. $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{8}$ on the $\mathrm{CY} 7 \mathrm{C} 0241 / 0251$.
3. $\mathrm{I} / \mathrm{O}_{9}-\mathrm{I} / \mathrm{O}_{17}$ on the CY7C0241/0251.
4. $A_{12 L}$ on the CY7C025/0251.
5. $\mathrm{A}_{12 \mathrm{R}}$ on the CY7C025/0251.

## Pin Configurations (continued)



## Pin Definitions

| Left Port | Right Port | Description |
| :---: | :---: | :---: |
| $\overline{C E}_{L}$ | $\overline{\mathrm{CE}}_{\mathrm{R}}$ | Chip Enable |
| $\mathrm{R} / \bar{W}_{\mathrm{L}}$ | $\mathrm{R} / \bar{W}_{\mathrm{R}}$ | Read/Write Enable |
| $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\overline{O E}_{R}$ | Output Enable |
| $\mathrm{A}_{0 \mathrm{~L}}-\mathrm{A}_{11 / 12 \mathrm{~L}}$ | $\mathrm{A}_{0 \mathrm{R}}-\mathrm{A}_{11 / 12 \mathrm{R}}$ | Address |
| I/ $\mathrm{O}_{0 \mathrm{~L}}-\mathrm{l} / \mathrm{O}_{15 / 17 \mathrm{~L}}$ | $\mathrm{l} / \mathrm{O}_{0 \mathrm{R}}-\mathrm{l} / \mathrm{O}_{15 / 17 \mathrm{R}}$ | Data Bus Input/Output |
| $\overline{S E M}_{\mathrm{L}}$ | $\overline{S E M}_{R}$ | Semaphore Enable |
| $\mathrm{UB}_{\mathrm{L}}$ | $\mathrm{UB}_{\mathrm{R}}$ | Upper Byte Select |
| $\overline{\mathrm{LB}}_{\mathrm{L}}$ | $\overline{L B}_{\mathrm{R}}$ | Lower Byte Select |
| $\overline{\mathrm{INT}}_{\mathrm{L}}$ | $\mathrm{INT}_{\mathrm{R}}$ | Interrupt Flag |
| $\overline{\text { BUSY }}_{\text {L }}$ | $\overline{\operatorname{BUSY}}_{\mathrm{R}}$ | Busy Flag |
| M/S |  | Master or Slave Select |
| $\mathrm{V}_{\mathrm{CC}}$ |  | Power |
| GND |  | Ground |

## Selection Guide

|  | 7C024/0241-15 <br> 7C025/0251-15 | 7C024/0241-25 <br> 7C025/0251-25 | 7C024/0241-35 <br> 7C025/0251-35 | 7C024/0241-55 <br> 7C025/0251-55 |
| :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time (ns) | 15 | 25 | 35 | 55 |
| Typical Operating Current (mA) | 190 | 170 | 160 | 150 |
| Typical Standby Current for I SB1 $(\mathrm{mA})$ | 50 | 40 | 30 | 20 |

## Architecture

The CY7C024/0241 and CY7C025/0251 consist of an array of 4 K words of $16 / 18$ bits each and 8 K words of $16 / 18$ bits each of dual-port RAM cells, I/O and address lines, and control signals ( $\overline{C E}, \overline{O E}, R / \bar{W}$ ). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two interrupt (INT) pins can be utilized for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the CY7C024/0241 and CY7C025/0251 can function as a master ( $\overline{\mathrm{BUSY}}$ pins are outputs) or as a slave ( $\overline{\mathrm{BUSY}}$ pins are inputs). The CY7C024/0241 and CY7C025/0251 have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

## Functional Description

## Write Operation

Data must be set up for a duration of $t_{S D}$ before the rising edge of $R / \bar{W}$ in order to guarantee a valid write. A write operation is controlled by either the R/W pin (see Write Cycle No. 1 waveform) or the CE pin (see Write Cycle No. 2 waveform). Required inputs for non-contention operations are summarized in Table 1.
If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port $t_{D D D}$ after the data is presented on the other port.

## Read Operation

When reading the device, the user must assert both the $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$ pins. Data will be available $\mathrm{t}_{\mathrm{ACE}}$ after $\overline{\mathrm{CE}}$ or $\mathrm{t}_{\mathrm{DOE}}$ after $\overline{\mathrm{OE}}$ is asserted. If the user of the CY7C024/0241 or CY7C025/0251 wishes to access a semaphore flag, then the SEM pin must be asserted instead of the $\overline{C E}$ pin, and $\overline{\mathrm{OE}}$ must also be asserted.

## Interrupts

The upper two memory locations may be used for message passing. The highest memory location (FFF for the CY7C024/0241, 1FFF for the CY7C025/0251) is the mailbox for the right port and the second-highest memory location (FFE for the CY7C024/0241, 1FFE for the CY7C025/0251) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.
Each port can read the other port's mailbox without resetting the interrupt. The active state of the BUSY signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active $\overline{B U S Y}$ to a port prevents that port from reading its own mailbox and thus resetting the interrupt to it.
If your application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.
The operation of the interrupts and their interaction with Busy are summarized in Table 2.

CY7C024/0241 CY7C025/0251

## Busy

The CY7C024/0241 and CY7C025/0251 provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports' $\overline{\text { CEs }}$ are asserted and an address match occurs within $t_{P S}$ of each other, the busy logic will determine which port has access. If $t_{P S}$ is violated, one port will definitely gain permission to the location, but which one is not predictable. BUSY will be asserted $\mathrm{t}_{\mathrm{BLA}}$ after an address match or $t_{B L C}$ after $\overline{C E}$ is taken LOW.

## Master/Slave

A M/ $\bar{S}$ pin is provided in order to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the $\overline{B U S Y}$ input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the $\overline{B U S Y}$ input has settled ( $t_{B L C}$ or $t_{B L A}$ ). Otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/S pin allows the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

## Semaphore Operation

The CY7C024/0241 and CY7C025/0251 provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ must be deasserted for tSOP before attempting to read the semaphore. The semaphore value will be available $\mathrm{t}_{\text {SWRD }}+\mathrm{t}_{\text {DOE }}$ after the rising
edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.
Semaphores are accessed by asserting $\overline{\text { SEM }}$ LOW. The $\overline{\text { SEM }}$ pin functions as a chip select for the semaphore latches (CE must remain HIGH during SEM LOW). A0-2 represents the semaphore address. OE and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.
When writing to the semaphore, only $\mathrm{I} / \mathrm{O}_{0}$ is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 3 shows sample semaphore operations.
When reading a semaphore, all sixteen/eighteen data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within $\mathrm{t}_{\text {SPS }}$ of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.

Table 1. Non-Contending Read/Write

| Inputs |  |  |  |  |  | Outputs |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CE | R/W | OE | UB | LB | $\overline{\text { SEM }}$ | $1 / \mathrm{O}_{0}-1 / \mathrm{O}_{7}{ }^{[2]}$ | $\mathrm{l} / \mathrm{O}_{8}-\mathrm{l} / \mathrm{O}_{15}{ }^{[3]}$ |  |
| H | X | X | X | X | H | High Z | High Z | Deselected: Power-Down |
| X | X | X | H | H | H | High Z | High Z | Deselected: Power-Down |
| L | L | X | L | H | H | High Z | Data In | Write to Upper Byte Only |
| L | L | X | H | L | H | Data In | High Z | Write to Lower Byte Only |
| L | L | X | L | L | H | Data In | Data In | Write to Both Bytes |
| L | H | L | L | H | H | High Z | Data Out | Read Upper Byte Only |
| L | H | L | H | L | H | Data Out | High Z | Read Lower Byte Only |
| L | H | L | L | L | H | Data Out | Data Out | Read Both Bytes |
| X | X | H | X | X | X | High Z | High Z | Outputs Disabled |
| H | H | L | X | X | L | Data Out | Data Out | Read Data in Semaphore Flag |
| X | H | L | H | H | L | Data Out | Data Out | Read Data in Semaphore Flag |
| H | $\square$ | X | X | X | L | Data In | Data In | Write $\mathrm{D}_{\text {INO }}$ into Semaphore Flag |
| X | $\ldots$ | X | H | H | L | Data In | Data In | Write $\mathrm{D}_{\text {INO }}$ into Semaphore Flag |
| L | X | X | L | X | L |  |  | Not Allowed |
| L | X | X | X | L | L |  |  | Not Allowed |

Table 2. Interrupt Operation Example (Assumes $\left.\overline{\mathrm{BUSY}}_{\mathrm{L}}=\overline{\mathrm{BUSY}}_{\mathrm{R}}=\mathrm{HIGH}\right)^{[6]}$

| Function | Left Port |  |  |  |  | Right Port |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{R} / \bar{W}_{\mathrm{L}}$ | $\overline{\mathrm{CE}}_{\mathrm{L}}$ | $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\mathrm{A}_{0 \mathrm{~L}-11 \mathrm{~L}}$ | $\overline{\mathbf{I N T}}_{\mathrm{L}}$ | $\mathrm{R} / \bar{W}_{\mathrm{R}}$ | $\overline{\mathrm{CE}}_{\mathrm{R}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | $\mathrm{A}_{0 \mathrm{R}-11 \mathrm{R}}$ | $\overline{\mathrm{INT}}_{\mathrm{R}}$ |
| Set Right $\overline{\mathrm{NT}}_{\mathrm{R}}$ Flag | L | L | X | (1)FFF | X | X | X | X | X | $\mathrm{L}^{[8]}$ |
| Reset Right $\overline{\mathrm{NT}}_{\mathrm{R}}$ Flag | X | X | X | X | X | X | L | L | (1)FFF | $\mathrm{H}^{[7]}$ |
| Set Left $\overline{\mathrm{NT}}_{\mathrm{L}}$ Flag | X | X | X | X | $L^{[7]}$ | L | L | X | (1)FFE | X |
| Reset Left $\overline{\mathrm{NT}}_{\mathrm{L}}$ Flag | X | L | L | (1)FFE | $\mathrm{H}^{[8]}$ | X | X | X | X | X |

Table 3. Semaphore Operation Example

| Function | $\begin{gathered} \mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{15 / 17} \\ \text { Left } \end{gathered}$ | $\begin{gathered} I / O_{0-I}-I / O_{15 / 17} \\ \text { Riaht } \end{gathered}$ | Status |
| :---: | :---: | :---: | :---: |
| No action | 1 | 1 | Semaphore-free |
| Left port writes 0 to semaphore | 0 | 1 | Left Port has semaphore token |
| Right port writes 0 to semaphore | 0 | 1 | No change. Right side has no write access to semaphore. |
| Left port writes 1 to semaphore | 1 | 0 | Right port obtains semaphore token |
| Left port writes 0 to semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right port writes 1 to semaphore | 0 | 1 | Left port obtains semaphore token |
| Left port writes 1 to semaphore | 1 | 1 | Semaphore-free |
| Right port writes 0 to semaphore | 1 | 0 | Right port has semaphore token |
| Right port writes 1 to semaphore | 1 | 1 | Semaphore-free |
| Left port writes 0 to semaphore | 0 | 1 | Left port has semaphore token |
| Left port writes 1 to semaphore | 1 | 1 | Semaphore-free |

## Notes:

6. $\mathrm{A}_{0 l-121}$ and $\mathrm{A}_{0 R-12 R}$, 1FFF/1FFE for the CY7C025.
7. If $\operatorname{BUSY}_{R}=L$, then no change.
8. If $\operatorname{BUSY}_{\mathrm{L}}=\mathrm{L}$, then no change.

CY7C024/0241 CY7C025/0251

## Maximum Ratings ${ }^{[9]}$

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Supply Voltage to Ground Potential ...............-0.3V to +7.0V
DC Voltage Applied to Outputs
in High-Z State $\qquad$ -0.5 V to +7.0 V

DC Input Voltage ${ }^{[10]}$.......................................- 0.5 V to +7.0 V
Output Current into Outputs (LOW)............................. 20 mA
Static Discharge Voltage.......................................... > 2001V
(per MIL-STD-883, Method 3015)
Latch-up Current
> 200 mA
Operating Range

| Range | Ambient Temperature | $\mathbf{V}_{\text {CC }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range


Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions | $\begin{aligned} & \text { 7C024/0241-35 } \\ & \text { 7C025/0251-35 } \end{aligned}$ |  |  | $\begin{aligned} & \hline \text { 7C024/0241-55 } \\ & \text { 7C025/0251-55 } \end{aligned}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ | 2.4 |  |  | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OL}}=4.0 \mathrm{~mA}$ |  |  | 0.4 |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.2 |  |  | 2.2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  | -0.7 |  | 0.8 | -0.7 |  | 0.8 | V |
| IIX | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\text {CC }}$ | -10 |  | +10 | -10 |  | +10 | $\mu \mathrm{A}$ |
| IOz | Output Leakage Current | Output Disabled, GND $\leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{CC}}$ | -10 |  | +10 | -10 |  | +10 | $\mu \mathrm{A}$ |

## Notes:

9. The voltage on any input or sl/O pin cannot exceed the power pin during power-up
10. Pulse width < 20 ns .
11. $f_{\text {MAX }}=1 / t_{R C}=$ All inputs cycling at $f=1 / t_{R C}$ (except output enable). $f=0$ means no address or control lines change. This applies only to inputs at CMOS level standby $\mathrm{I}_{\mathrm{SB} 3}$.

Electrical Characteristics Over the Operating Range (continued)

| Parameter | Description | Test Conditions |  | $\begin{aligned} & \text { 7C024/0241-35 } \\ & 7 \mathrm{C} 025 / 0251-35 \end{aligned}$ |  |  | $\begin{aligned} & \text { 7C024/0241-55 } \\ & 7 \mathrm{CO25/0251-55} \end{aligned}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{I}_{\mathrm{Cc}}$ | Operating Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\text { Max., } \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \text { Outputs Disabled } \end{aligned}$ | Com'l |  | 160 | 230 |  | 150 | 230 | mA |
|  |  |  | Ind |  | 160 | 260 |  | 150 | 260 |  |
| $\mathrm{I}_{\text {SB1 }}$ | Standby Current (Both Ports TTL Levels) | $\begin{aligned} & \overline{C E}_{L} \text { and } \overline{C E}_{R} \geq V_{I H}, \\ & f=f_{M A X}^{[11]} \end{aligned}$ | Com'l |  | 30 | 50 |  | 20 | 50 | mA |
|  |  |  | Ind |  | 30 | 65 |  | 20 | 65 |  |
| $\mathrm{I}_{\text {SB2 }}$ | Standby Current (One Port TTL Level) | $\begin{aligned} & \overline{\mathrm{CE}}_{\mathrm{L}} \text { or } \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}^{[11]} \end{aligned}$ | Com'l |  | 85 | 135 |  | 75 | 135 | mA |
|  |  |  | Ind |  | 85 | 150 |  | 75 | 150 |  |
| $\mathrm{I}_{\text {SB3 }}$ | Standby Current (Both Ports CMOS Levels) | Both Ports $\overline{\mathrm{CE}}$ and $\overline{\mathrm{CE}}_{\mathrm{R}} \geq$ $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or $\mathrm{V}_{\text {IN }} \leq 0.2 \mathrm{~V}, \mathrm{f}=0{ }^{[14]}$ | Com'l |  | 3 | 15 |  | 3 | 15 | mA |
|  |  |  | Ind |  | 3 | 15 |  | 3 | 15 |  |
| $\mathrm{I}_{\text {SB4 }}$ | Standby Current (Both Ports CMOS Levels) | $\begin{aligned} & \text { One Port } \overline{C E}_{L} \text { or } \\ & \mathrm{CE}_{R} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \\ & \text { Active Port Outputs, } \mathrm{f}=\mathrm{f}_{\text {MAX }}[111] \end{aligned}$ | Com'l |  | 80 | 120 |  | 70 | 120 | mA |
|  |  |  | Ind |  | 80 | 135 |  | 70 | 135 |  |

## Capacitance ${ }^{[12]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25 \times \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

## AC Test Loads and Waveforms



## Switching Characteristics Over the Operating Range ${ }^{[13]}$

| Parameter | Description | $\begin{aligned} & \text { 7C024/0241-15 } \\ & \text { 7C025/0251-15 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C024/0241-25 } \\ & \text { 7C025/0251-25 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C024/0241-35 } \\ & \text { 7C025/0251-35 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C024/0241-55 } \\ & \text { 7C025/0251-55 } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 15 |  | 25 |  | 35 |  | 55 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 15 |  | 25 |  | 35 |  | 55 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Output Hold From Address Change | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{ACE}}{ }^{[14]}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 15 |  | 25 |  | 35 |  | 55 | ns |
| $\mathrm{t}_{\text {doe }}$ | $\overline{\text { OE LOW to Data Valid }}$ |  | 10 |  | 13 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZOE }}{ }^{[15,16,17]}$ | $\overline{\mathrm{OE}}$ Low to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}{ }^{[15,16,17]}$ | $\overline{\text { OE HIGH to High Z }}$ |  | 10 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZCE }}{ }^{[15,16,17]}$ | $\overline{\mathrm{CE}}$ LOW to Low Z | 3 |  | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}{ }^{[15,16,17]}$ | $\overline{\text { CE }}$ HIGH to High Z |  | 10 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{Pu}}{ }^{[17]}$ | $\overline{\mathrm{CE}}$ LOW to Power-Up | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}{ }^{[17]}$ | $\overline{\mathrm{CE}}$ HIGH to Power-Down |  | 15 |  | 25 |  | 25 |  | 55 | ns |
| $\mathrm{t}_{\text {ABE }}{ }^{[14]}$ | Byte Enable Access Time |  | 15 |  | 25 |  | 35 |  | 55 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {tw }}$ w | Write Cycle Time | 15 |  | 25 |  | 35 |  | 55 |  | ns |
| $\mathrm{t}_{\text {SCE }}{ }^{[14]}$ | $\overline{\mathrm{CE}}$ LOW to Write End | 12 |  | 20 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 12 |  | 20 |  | 30 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold From Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}{ }^{[14]}$ | Address Set-up to Write Start | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{\text {PWE }}$ | Write Pulse Width | 12 |  | 20 |  | 25 |  | 35 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 10 |  | 15 |  | 15 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold From Write End | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}{ }^{[16,17]}$ | R/W LOW to High Z |  | 10 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {LZWE }}{ }^{[16,17]}$ | R/W HIGH to Low Z | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {WDD }}{ }^{[18]}$ | Write Pulse to Data Delay |  | 30 |  | 50 |  | 60 |  | 70 | ns |
| $\mathrm{t}_{\text {DDD }}{ }^{[18]}$ | Write Data Valid to Read Data Valid |  | 25 |  | 35 |  | 35 |  | 45 | ns |

## Notes:

13. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{O}} / \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
14. To access RAM, $\overline{C E}=L, \overline{U B}=L, \overline{S E M}=H$. To access semaphore, $\overline{C E}=H$ and $\overline{S E M}=L$. Either condition must be valid for the entire $t_{S C E}$ time.
15. At any given temperature and voltage condition for any given device, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}$ and $t_{\text {HZOE }}$ is less than $t_{\text {LZOE }}$.
16. Test conditions used are Load 3.
17. This parameter is guaranteed but not tested.
18. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

Switching Characteristics Over the Operating Range (continued) ${ }^{[13]}$

| Parameter | Description | $\begin{aligned} & \text { 7C024/0241-15 } \\ & 7 \mathrm{C} 025 / 0251-15 \end{aligned}$ |  | $\begin{aligned} & \hline 7 C 024 / 0241-25 \\ & \text { 7C025/0251-25 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C024/0241-35 } \\ & \text { 7C025/0251-35 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C024/0241-55 } \\ & \text { 7C025/0251-55 } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Busy Timing ${ }^{[19]}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {BLA }}$ | BUSY LOW from Address Match |  | 15 |  | 20 |  | 20 |  | 45 | ns |
| $\mathrm{t}_{\mathrm{BHA}}$ | BUSY HIGH from Address Mismatch |  | 15 |  | 20 |  | 20 |  | 40 | ns |
| $\mathrm{t}_{\text {BLC }}$ | $\overline{\text { BUSY LOW from CE LOW }}$ |  | 15 |  | 20 |  | 20 |  | 40 | ns |
| $\mathrm{t}_{\text {BHC }}$ | $\overline{\text { BUSY }}$ HIGH from $\overline{\text { CE }}$ HIGH |  | 15 |  | 20 |  | 20 |  | 35 | ns |
| $\mathrm{t}_{\text {PS }}$ | Port Set-up for Priority | 5 |  | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\mathrm{WB}}$ | R/W HIGH after BUSY (Slave) | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{WH}}$ | R/W HIGH after BUSY HIGH (Slave) | 13 |  | 20 |  | 30 |  | 40 |  | ns |
| $\mathrm{t}_{\mathrm{BDD}}{ }^{[20]}$ | BUSY HIGH to Data Valid |  | Note 20 |  | Note 20 |  | Note 20 |  | Note 20 | ns |
| Interrupt Timing ${ }^{[19]}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {INS }}$ | INT Set Time |  | 15 |  | 20 |  | 25 |  | 30 | ns |
| $\mathrm{t}_{\text {INR }}$ | INT Reset Time |  | 15 |  | 20 |  | 25 |  | 30 | ns |
| Semaphore Timing |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SOP }}$ | SEM Flag Update Pulse ( $\overline{\mathrm{OE}}$ or SEM) | 10 |  | 12 |  | 15 |  | 20 |  | ns |
| tswRD | SEM Flag Write to Read Time | 5 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SPS }}$ | SEM Flag Contention Window | 5 |  | 10 |  | 10 |  | 15 |  | ns |
| $\mathrm{t}_{\text {SAA }}$ | SEM Address Access Time |  | 15 |  | 25 |  | 35 |  | 55 | ns |

## Data Retention Mode

The CY7C024/0241 is designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention:

1. Chip enable $(\overline{\mathrm{CE}})$ must be held HIGH during data retention, within $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$.
2. $\overline{\mathrm{CE}}$ must be kept between $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ and $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ during the power-up and power-down transitions.
3. The RAM can begin operation $>t_{R C}$ after $V_{C C}$ reaches the minimum operating voltage (4.5V).

## Timing



| Parameter | Test Conditions $^{[21]}$ | Max. | Unit |
| :--- | :--- | :---: | :---: |
| $\mathrm{ICC}_{\mathrm{DR} 1}$ | $@ \mathrm{VCC}_{\mathrm{DR}}=2 \mathrm{~V}$ | 1.5 | mA |

Notes:
19. Test conditions used are Load 2.
20. $t_{B D D}$ is a calculated parameter and is the greater of $t_{W D D}-t_{P W E}$ (actual) or $t_{D D D}-t_{S D}$ (actual).
21. $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\text {in }}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. This parameter is guaranteed but not tested.

## Switching Waveforms

Read Cycle No. 1 (Either Port Address Access) ${ }^{[22,23,24]}$


Read Cycle No. 2 (Either Port $\overline{\mathrm{CE}} \overline{\mathrm{OE}}$ Access) ${ }^{[22,25,26]}$


Read Cycle No. 3 (Either Port) ${ }^{[22,24,25, ~ 25, ~ 26] ~}$


Notes:
22. $\mathrm{R} / \overline{\mathrm{W}}$ is HIGH for read cycles
23. Device is continuously selected $\overline{C E}=V_{I L}$ and $\overline{U B}$ or $\overline{\mathrm{LB}}=\mathrm{V}_{I L}$. This waveform cannot be used for semaphore reads.
24. $\mathrm{OE}=\mathrm{V}_{\mathrm{IL}}$.
25. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW
26. To access RAM, $\overline{\mathrm{CE}}=V_{I L}, \overline{\mathrm{UB}}$ or $\overline{\mathrm{LB}}=\mathrm{V}_{I L}, \overline{\mathrm{SEM}}=\mathrm{V}_{I H}$. To access semaphore, $\overline{\mathrm{CE}}=\mathrm{V}_{I H}, \overline{\operatorname{SEM}}=\mathrm{V}_{I L}$.

## Switching Waveforms (continued)

Write Cycle No. 1: R/ $\overline{\mathbf{W}}$ Controlled Timing ${ }^{[27,28,29,30]}$


Write Cycle No. 2: $\overline{\mathbf{C E}}$ Controlled Timing ${ }^{[27,28,29,35]}$


## Notes:

27. R/W must be HIGH during all address transitions.
28. A write occurs during the overlap ( $\mathrm{t}_{\text {SCE }}$ or $\mathrm{t}_{\text {PWE }}$ ) of a LOW $\overline{\mathrm{CE}}$ or $\overline{\mathrm{SEM}}$ and a LOW $\overline{U B}$ or $\overline{\mathrm{LB}}$.
29. $\mathrm{t}_{\mathrm{HA}}$ is measured from the earlier of $\overline{C E}$ or RW or (SEM or $\mathrm{R} \overline{\mathrm{W}}$ ) going HIGH at the end of write cycle.
30. If OE is LOW during a R $\bar{W}$-controlled write cycle, the write pulse width must be the larger of $t_{\text {PWE }}$ or ( $t_{H Z W E}+t_{S D}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required $\mathrm{t}_{\text {SD }}$. If $\overline{\mathrm{OE}}$ is HIGH during an R $\bar{W}$-controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tpwe.
31. To access RAM, CE $=V_{\|}, \overline{\mathrm{SEM}}=\mathrm{V}_{\mathrm{H}}$
32. To access upper byte. $\overline{C E}=V_{\text {IH }}, \overline{U B}=V_{\text {II }}, \overline{S E M}=V_{I H}$.

To access lower byte, $\mathrm{CE}=\mathrm{V}_{\mathrm{IL}}, \mathrm{LB}=\mathrm{V}_{\mathrm{IL}}, \mathrm{SEM}=\mathrm{V}_{\mathrm{IH}}$.
33. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a $5-\mathrm{pF}$ load (including scope and jig). This parameter is sampled and not $100 \%$ tested 34. During this period, the I/O pins are in the output state, and input signals must not be applied.
35. If the CE or SEM LOW transition occurs simultaneously with or after the RW $\bar{W}$ LOW transition, the outputs remain in the high-impedance state.

## Switching Waveforms (continued)

Semaphore Read After Write Timing, Either Side ${ }^{[36]}$


Timing Diagram of Semaphore Contention ${ }^{[37,38,39]}$


Notes:
36. CE $=$ HIGH for the duration of the above timing (both write and read cycle)
37. I/O $\mathrm{O}_{0 \mathrm{R}}=\mathrm{I} / \mathrm{O}_{0 \mathrm{~L}}=\mathrm{LOW}$ (request semaphore); $\overline{\mathrm{CE}}_{\mathrm{R}}=\overline{\mathrm{CE}}_{\mathrm{L}}=\mathrm{HIGH}$.
38. Semaphores are reset (available to both ports) at cycle start.
39. If $\mathrm{t}_{\mathrm{SPS}}$ is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.

Switching Waveforms (continued)
Timing Diagram of Read with $\overline{\mathrm{BUSY}}$ (M/ $\overline{\mathbf{S}}=\mathrm{HIGH})^{[40]}$


Write Timing with Busy Input (M/ $\overline{\mathbf{S}}=$ LOW)


Note:
No. $\overline{\mathrm{CE}}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=$ LOW.

## Switching Waveforms (continued)

Busy Timing Diagram No. 1 ( $\overline{C E}$ Arbitration) ${ }^{[41]}$
$\mathrm{CE}_{\mathrm{L}}$ Valid First:


Busy Timing Diagram No. 2 (Address Arbitration) ${ }^{[41]}$ Left Address Valid First


Right Address Valid First:


Note:
41. If $t_{P S}$ is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side $\overline{B U S Y}$ will be asserted.

Switching Waveforms (continued)
Interrupt Timing Diagrams
Left Side Sets $\mathrm{INT}_{\mathrm{R}}$ :


Right Side Sets INT $_{\mathrm{L}}$ :


Notes:
42. $t_{H A}$ depends on which enable pin $\left(\overline{C E}_{L}\right.$ or $\left.R \bar{W}_{L}\right)$ is deasserted first.
43. $\mathrm{t}_{\text {INS }}$ or $\mathrm{t}_{\text {INR }}$ depends on which enable pin $\left(\overline{\mathrm{CE}}_{\mathrm{L}}\right.$ or $\left.\mathrm{R} \overline{\mathrm{W}}_{\mathrm{L}}\right)$ is asserted last

## Ordering Information (4K x16 Dual-Port SRAM)

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 15 | CY7C024-15AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C024-15AXC | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C024-15JC | J83 | 84-Lead Plastic Leaded Chip Carrier |  |
|  | CY7C024-15JXC | J83 | 84-Lead Lead Free Plastic Leaded Chip Carrier |  |
| 25 | CY7C024-25AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C024-25AXC | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C024-25JC | J83 | 84-Lead Plastic Leaded Chip Carrier |  |
|  | CY7C024-25JXC | J83 | 84-Lead Lead Free Plastic Leaded Chip Carrier |  |
|  | CY7C024-25AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C024-25AXI | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C024-25JI | J83 | 84-Lead Plastic Leaded Chip Carrier |  |
|  | CY7C024-25JXI | J83 | 84-Lead Lead Free Plastic Leaded Chip Carrier |  |
| 35 | CY7C024-35AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C024-35AXC | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C024-35JC | J83 | 84-Lead Plastic Leaded Chip Carrier |  |
|  | CY7C024-35JXC | J83 | 84-Lead Lead Free Plastic Leaded Chip Carrier |  |
|  | CY7C024-35AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C024-35AXI | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C024-35JI | J83 | 84-Lead Plastic Leaded Chip Carrier |  |
|  | CY7C024-35JXI | J83 | 84-Lead Lead Free Plastic Leaded Chip Carrier |  |
| 55 | CY7C024-55AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C024-55AXC | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C024-55JC | J83 | 84-Lead Plastic Leaded Chip Carrier |  |
|  | CY7C024-55JXC | J83 | 84-Lead Lead Free Plastic Leaded Chip Carrier |  |
|  | CY7C024-55AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C024-55AXI | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C024-55JI | J83 | 84-Lead Plastic Leaded Chip Carrier |  |
|  | CY7C024-55JXI | J83 | 84-Lead Lead Free Plastic Leaded Chip Carrier |  |

## Ordering Information (8K x 16 Dual-Port SRAM)

| Speed <br> (ns) | Ordering Code | Package <br> Name | Package Type | Operating <br> Range |
| :---: | :--- | :---: | :--- | :--- |
| 15 | CY7C025-15AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C025-15AXC | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C025-15JC | $\mathrm{J83}$ | 84-Lead Plastic Leaded Chip Carrier |  |
|  | CY7C025-15JXC | J83 | 84-Lead Lead Free Plastic Leaded Chip Carrier |  |
|  | CY7C025-15AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C025-15AXI | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |

## Ordering Information (8K x 16 Dual-Port SRAM) (continued)

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 25 | CY7C025-25AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C025-25AXC | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C025-25JC | J83 | 84-Lead Plastic Leaded Chip Carrier |  |
|  | CY7C025-25JXC | J83 | 84-Lead Lead Free Plastic Leaded Chip Carrier |  |
|  | CY7C025-25AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C025-25AXI | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C025-25JI | J83 | 84-Lead Plastic Leaded Chip Carrier |  |
|  | CY7C025-25JXI | J83 | 84-Lead Lead Free Plastic Leaded Chip Carrier |  |
| 35 | CY7C025-35AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C025-35AXC | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C025-35JC | J83 | 84-Lead Plastic Leaded Chip Carrier |  |
|  | CY7C025-35JXC | J83 | 84-Lead Lead Free Plastic Leaded Chip Carrier |  |
|  | CY7C025-35AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C025-35AXI | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C025-35JI | J83 | 84-Lead Plastic Leaded Chip Carrier |  |
|  | CY7C025-35JXI | J83 | 84-Lead Lead Free Plastic Leaded Chip Carrier |  |
| 55 | CY7C025-55AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C025-55AXC | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C025-55JC | J83 | 84-Lead Plastic Leaded Chip Carrier |  |
|  | CY7C025-55JXC | J83 | 84-Lead Lead Free Plastic Leaded Chip Carrier |  |
|  | CY7C025-55AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C025-55AXI | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C025-55JI | J83 | 84-Lead Plastic Leaded Chip Carrier |  |
|  | CY7C025-55JXI | J83 | 84-Lead Lead Free Plastic Leaded Chip Carrier |  |

## Ordering Information (4K x 18 Dual-Port SRAM)

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 15 | CY7C0241-15AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C0241-15AXC | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C0241-15AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C0241-15AXI | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
| 25 | CY7C0241-25AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C0241-25AXC | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C0241-25AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C0241-25AXI | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
| 35 | CY7C0241-35AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C0241-35AXC | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C0241-35AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C0241-35AXI | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
| 55 | CY7C0241-55AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C0241-55AXC | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C0241-55AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C0241-55AXI | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |

## 8K x 18 Dual-Port SRAM

| $\begin{aligned} & \text { Speed } \\ & \text { (ns) } \end{aligned}$ | Ordering Code | Package Name | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 15 | CY7C0251-15AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C0251-15AXC | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
| 25 | CY7C0251-25AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C0251-25AXC | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C0251-25AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C0251-25AXI | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
| 35 | CY7C0251-35AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C0251-35AXC | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C0251-35AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C0251-35AXI | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
| 55 | CY7C0251-55AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C0251-55AXC | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |
|  | CY7C0251-55AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C0251-55AXI | A100 | 100-Pin Lead Free Thin Quad Flat Pack |  |

## Package Diagrams



All product and company names mentioned in this document are trademarks of their respective holders.

## Document History Page

Document Title: CY7C024/0241, CY7C025/0251 4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with Sem, Int, Busy Document Number: 38-06035

| REV. | ECN NO. | Issue Date | Orig. of <br> Change | Description of Change |
| :---: | :---: | :---: | :---: | :--- |
| ${ }^{* *}$ | 110177 | $09 / 29 / 01$ | SZV | Change from Spec number: 38-00255 to 38-06035 |
| ${ }^{*}$ A | 122286 | $12 / 27 / 02$ | RBI | Power-up requirements added to Maximum Ratings Information |
| ${ }^{*} B$ | 236754 | See ECN | YDT | Removed cross information from features section |
| ${ }^{*} \mathrm{C}$ | 279132 | See ECN | RUY | Added Lead (Pb)-Free packaging information |

