

HIGH GRADE Specification HIGH RELIABILITY series

Microwire BUS Serial EEPROMs



Supply voltage 2.5V~5.5V
 Operating temperature -40°C~+105°C type



BR93A46-W, BR93A56-W, BR93A66-W, BR93A76-W, BR93A86-W

● Description

BR93A□□-W series is a serial EEPROM of serial 3-line interface method.

● Features

- 3-line communications of chip select, serial clock, serial data input / output (the case where input and output are shared)
- Actions available at high speed 2MHz clock (2.5V ~ 5.5V)
- Speed write available (write time 5 ms max.)
- Same package and pin layout from 1Kbit to 16Kbit
- 2.5 ~ 5.5V single power source action
- Highly reliable connection by Au pad and Au wire
- Address auto increment function at read action
- Write mistake prevention function
 - Write prohibition at power on
 - Write prohibition by command code
 - Write mistake prevention function at low voltage
- Program cycle auto delete and auto end function
- Program condition display by READY / $\overline{\text{BUSY}}$
- Low current consumption
 - At write action (at 5V) : 1.2mA (Typ.)
 - At read action (at 5V) : 0.3mA (Typ.)
 - At standby action (at 5V) : 0.1μA (Typ.) (CMOS input)
- TTL compatible input / output
- Compact package SOP8, SOP-J8,
- Data retention for 40 years
- Data rewrite up to 1,000,000 times
- Data at shipment all addresses FFFFh

● BR93A Series

Capacity	Bit format	Type	Power source voltage	SOP8		SOP-J8		SSOP-B8		TSSOP-B8		MSOP8	TSSOP-B8J
		Package type		F	RF	FJ	RFJ	FV	RFV	FVT	RFVT	RFVM	RFVJ
1Kbit	64 × 16	BR93A46-W	2.5 ~ 5.5V	●	●	●	●						
2Kbit	128 × 16	BR93A56-W	2.5 ~ 5.5V	●	●	●	●						
4Kbit	256 × 16	BR93A66-W	2.5 ~ 5.5V	●	●	●	●						
8Kbit	512 × 16	BR93A76-W	2.5 ~ 5.5V	●	●	●	●						
16Kbit	1K × 16	BR93A86-W	2.5 ~ 5.5V	●	●	●	●						

● Absolute Maximum Ratings (Ta=25°C)

Parameter	Symbol	Limits		Unit
Impressed voltage	V _{CC}	-0.3 ~ +6.5		V
Permissible dissipation	Pd	SOP8 (F, RF)	450 (*1)	mW
		SOP-J8 (FJ, RFJ)	450 (*2)	
Storage temperature range	T _{stg}	-65 ~ +125		°C
Action temperature range	T _{opr}	-40 ~ +105		°C
Terminal voltage	-	-0.3 ~ V _{CC} +0.3		V

* When using at Ta = 25°C or higher, 4.5mW (*1, *2) to be reduced per 1°C.

● Recommended action conditions

Parameter	Symbol	Limits	Unit
Power source voltage	V _{CC}	2.5 ~ 5.5	V
Input voltage	V _{IN}	0 ~ V _{CC}	V

● Electrical characteristics (Unless otherwise specified, Ta=-40 ~ +105°C, V_{CC}=2.5 ~ 5.5V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
"L" input voltage 1	V _{IL1}	-0.3	-	+0.8	V	4.0V V _{CC} 5.5V
"L" input voltage 2	V _{IL2}	-0.3	-	0.2xV _{CC}	V	V _{CC} 4.0V
"H" input voltage 1	V _{IH1}	2.0	-	V _{CC} +0.3	V	4.0V V _{CC} 5.5V
"H" input voltage 2	V _{IH2}	0.7xV _{CC}	-	V _{CC} +0.3	V	V _{CC} 4.0V
"L" output voltage 1	V _{OL1}	0	-	0.4	V	I _{OL} =2.1mA, 4.0V V _{CC} 5.5V
"L" output voltage 2	V _{OL2}	0	-	0.2	V	I _{OL} =100μA
"H" output voltage 1	V _{OH1}	2.4	-	V _{CC}	V	I _{OH} =-0.4mA, 4.0V V _{CC} 5.5V
"H" output voltage 2	V _{OH2}	V _{CC} -0.2	-	V _{CC}	V	I _{OH} =-100μA
Input leak current	I _{LI}	-1	-	+1	μA	V _{IN} =0~V _{CC}
Output leak current	I _{LO}	-1	-	+1	μA	V _{OUT} =0~V _{CC} , CS=0V
Current consumption at action	I _{CC1}	-	-	3.0	mA	f _{SK} =2MHz, t _{EW} =5ms (WRITE)
	I _{CC2}	-	-	1.5	mA	f _{SK} =2MHz (READ)
	I _{CC3}	-	-	4.5	mA	f _{SK} =2MHz, t _{EW} =5ms (WRAL,ERAL)
Standby current	I _{SB}	-	-	2	μA	CS=0V, DO=OPEN

©Radiation resistance design is not made.

● Memory cell characteristics (V_{CC}=2.5 ~ 5.5V)

Parameter	Min.	Typ.	Max.	Unit	Conditions
Number of data rewrite times *1	1,000,000	-	-	Times	Ta ≤ 25°C
	1,00,000	-	-	Times	Ta ≤ 105°C
Data hold years *1	40	-	-	Years	Ta ≤ 25°C
	10	-	-	Years	Ta ≤ 50°C

*1 Not 100% TESTED

● Action timing characteristics ($T_a = -40 \sim +105^\circ\text{C}$, $V_{cc} = 2.5 \sim 5.5\text{V}$)

Parameter	Symbol	Min.	Typ.	Max.	Unit
SK frequency	f_{SK}	-	-	2	MHz
SK "H" time	t_{SKH}	230	-	-	ns
SK "L" time	t_{SKL}	230	-	-	ns
CS "L" time	t_{CS}	200	-	-	ns
CS setup time	t_{CSS}	50	-	-	ns
DI setup time	t_{DIS}	100	-	-	ns
CS hold time	t_{CSH}	0	-	-	ns
DI hold time	t_{DIH}	100	-	-	ns
Data "1" output delay time	t_{PD1}	-	-	200	ns
Data "0" output delay time	t_{PD0}	-	-	200	ns
Time from CS to output establishment	t_{SV}	-	-	150	ns
Time from CS to High-Z	t_{DF}	-	-	150	ns
Write cycle time	$t_{E/W}$	-	-	5	ms

● Sync data input / output timing




Fig.1 Sync data input / output timing

- Data is taken by DI in sync with the rise of SK.
- At read action, data is output from DO in sync with the rise of SK.
- The status signal at write ($\text{READY} / \overline{\text{BUSY}}$) is output after t_{CS} from the fall of CS after write command input, at the area DO where CS is "H", and valid until the next command start bit is input. And, while CS is "L", DO becomes High-Z.
- After completion of each mode execution, set CS "L" once for internal circuit reset, and execute the following action mode.

● Characteristic data




Fig. 2 H input voltage V_{IH} (CS,SK,DI)




Fig. 3 H input voltage V_{IL} (CS,SK,DI)




Fig. 4 L output voltage $V_{OL-IOL}(V_{CC}=2.5V)$




Fig. 5 L output voltage $V_{OL-IOL}(V_{CC}=4.0V)$




Fig. 6 H output voltage $V_{OH-IOH}(V_{CC}=2.5V)$




Fig. 7 H output voltage $V_{OH-IOH}(V_{CC}=4.0V)$




Fig. 8 Input leak current I_i (CS,SK,DI)




Fig. 9 Output leak current I_{LO} (DO)




Fig. 10 Current consumption at WRITE action $I_{CC1}(WRITE, f_{SK}=2MHz)$




Fig. 11 Consumption current at READ action $I_{CC2}(READ, f_{SK}=2MHz)$




Fig. 12 Consumption current at WRAL action $I_{CC3}(WRAL, f_{SK}=2MHz)$




Fig. 13 Consumption current at standby action I_{SS}




Fig. 14 SK frequency f_{sk}




Fig. 15 SK high time t_{sKH}




Fig. 16 SK low time t_{sKL}




Fig.17 CS口時間 t_{cs}




Fig. 18 CS hold time t_{cSH}




Fig. 19 CS setup time t_{cSS}




Fig.20 DI hold time t_{DIH}




Fig. 21 DI setup time t_{DIS}




Fig. 22 Data "0" output delay time t_{PD0}




Fig. 23 Output data "1" delay time t_{PD1}




Fig. 24 Time from CS to output establishment t_{sv}




Fig. 25 Time from CS to High-Z t_{DF}




Fig. 26 Write cycle time t_{EW}

● Block diagram




Fig. 27 Block diagram

● Pin assignment and function




Fig. 28 Pin assignment diagram

Pin name	I / O	Function
Vcc	-	Power source
GND	-	All input / output reference voltage, 0V
CS	Input	Chip select input
SK	Input	Serial clock input
DI	Input	Start bit, ope code, address, and serial data input
DO	Output	Serial data output, READY / BUSY internal condition display output
NC	-	Non connected terminal, Vcc, GND or OPEN

● Description of operations

Communications of the Microwire Bus are carried out by SK (serial clock), DI (serial data input), DO (serial data output), and CS (chip select) for device selection.

When to connect one EEPROM to a microcontroller, connect it as shown in Fig. 34 (a) or Fig. 34 (b). When to use the input and output common I/O port of the microcontroller, connect DI and DO via a resistor as shown in Fig. 34 (b) (Refer to pages 13/16.), and connection by 3 lines is available.

In the case of plural connections, refer to Fig. 34 (c).




Fig. 29-(a) Connection by 4 lines

Fig. 29-(b) Connection by 3 lines

Fig. 29-(c) Connection example of plural devices

Fig. 29 Connection method with microcontroller

Communications of the Microwire Bus are started by the first "1" input after the rise of CS. This input is called a start bit. After input of the start bit, input ope code, address and data. Address and data are input all in MSB first manners.

"0" input after the rise of CS to the start bit input is all ignored. Therefore, when there is limitation in the bit width of PIO of the microcontroller, input "0" before the start bit input, to control the bit width.

● Command mode

Command	Start bit	Ope code	Address			Data	
			BR93A46-W	BR93A56/66-W	BR93A76/86-W		
Read (READ)	*1	1	10	A5,A4,A3,A2,A1,A0	A7,A6,A5,A4,A3,A2,A1,A0	A9,A8,A7,A6,A5,A4,A3,A2,A1,A0	D15 - D0 (READ DATA)
Write enable (WEN)		1	00	1 1 * * * *	1 1 * * * * * *	1 1 * * * * * * * *	
Write (WRITE)	*2	1	01	A5,A4,A3,A2,A1,A0	A7,A6,A5,A4,A3,A2,A1,A0	A9,A8,A7,A6,A5,A4,A3,A2,A1,A0	D15 - D0 (WRITE DATA)
Write all (WRAL)	*2	1	00	0 1 * * * * *	0 1 * * * * * *	0 1 * * * * * * * *	D15 - D0 (WRITE DATA)
Write disable (WDS)		1	00	0 0 * * * * *	0 0 * * * * * *	0 0 * * * * * * * *	
Erase (ERASE)		1	11	A5,A4,A3,A2,A1,A0	A7,A6,A5,A4,A3,A2,A1,A0	A9,A8,A7,A6,A5,A4,A3,A2,A1,A0	
Chip erase (ERAL)		1	00	1 0 * * * * *	1 0 * * * * * *	1 0 * * * * * * * *	

• Input the address and the data in MSB first manners.

A7 of BR93A56-W becomes Don't Care.

• As for *; input either VIH or VIL.

A9 of BR93A76-W becomes Don't Care.

* Start bit

Acceptance of all the commands of this IC starts at recognition of the start bit.

The start bit means the first "1" input after the rise of CS.

*1 As for read, by continuous SK clock input after setting the read command, data output of the set address starts, and address data in significant order are sequentially output continuously. (Auto increment function)

*2 When the read, and the write all commands are executed, data written in the selected memory cell is automatically deleted, and input data is written.

● Timing chart

1) Read cycle (READ)




Fig. 30 Read cycle

- When the read command is recognized, input address data (16bit) is output to serial. And at that moment, at taking A0, in sync with the rise of SK, "0" (dummy bit) is output. And, the following data is output in sync with the rise of SK. This IC has address auto increment function valid only at read command. This is the function where after the above read execution, by continuously inputting SK clock, the above address data is read sequentially. And, during the auto increment, keep CS at "H".

2) Write cycle (WRITE)




Fig. 31 Write cycle

- In this command, input 16bit data (D15 ~ D0) are written to designated addresses (Am ~ A0). The actual write starts by the fall of CS of D0 taken SK clock. When STATUS is not detected, (CS = "L" fixed) Max. 5ms in conformity with tE/W, and when STATUS is detected (CS = "H"), all commands are not accepted for areas where "L" (BUSY) is output from D0, therefore, do not input any command.

3) Write all cycle (WRAL)




Fig. 32 Write all cycle

- In this command, input 16bit data is written simultaneously to all addresses. Data is not written continuously per one word but is written in bulk, the write time is only Max. 5ms in conformity with tE/W.

4) Write enable (WEN) / disable (WDS) cycle




Fig. 33 Write enable (WEN) / disable (WDS) cycle

- At power on, this IC is in write disable status by the internal RESET circuit. Before executing the write command, it is necessary to execute the write enable command. And, once this command is executed, it is valid until the write disable command is executed or the power is turned off. However, the read command is valid irrespective of write enable / disable command. Input to SK after 6 clocks of this command is available by either "H" or "L", but be sure to input it.
- When the write enable command is executed after power on, write enable status gets in. When the write disable command is executed then, the IC gets in write disable status as same as at power on, and then the write command is canceled thereafter in software manner. However, the read command is executable. In write enable status, even when the write command is input by mistake, write is started. To prevent such a mistake, it is recommended to execute the write disable command after completion of write.

5) Erase cycle timing (ERASE)




Fig. 34 Erase cycle timing

- In this command, data of the designated address is made into "1". The data of the designated address becomes "FFFFh". Actual ERASE starts at the fall of CS after the fall of A0 taken SK clock. In ERASE, status can be detected in the same manner as in WRITE command.

6) Chip erase cycle timing (ERAL)




Fig. 35 Chip erase cycle timing

- In this command, data of all addresses is erased. Data of all addresses becomes "FFFFh". Actual ERASE starts at the fall of CS after the fall of the n-th clock from the start bit input. In ERAL, status can be detected in the same manner as in WRITE command.

● Application

1) Method to cancel each command

○ READ




Fig. 36 READ cancel available timing

○ WRITE, WRAL




Fig. 37 WRITE, WRAL cancel available timing

○ ERASE, ERAL




Fig. 38 ERASE, ERAL cancel available timing

2) At standby

○ Standby current

When CS is "L", SK input is "L", DI input is "H", and even with middle electric potential, current does not increase.

○ Timing

As shown in Fig. 40, when SK at standby is "H", if CS is started, DI status may be read at the rise edge.

At standby and at power ON/OFF, when to start CS, set SK input or DI input to "L" status. (Refer to Fig. 39.)




Fig. 39 Wrong action timing




Fig. 40 Normal action timing

3) Equivalent circuit

Output circuit




Fig. 41 Output circuit (DO)

Input circuit




Fig. 42 Input circuit (CS)

Input circuit




Fig. 43 Input circuit (DI)

Input circuit




Fig. 44 Input circuit (SK)

4) I/O peripheral circuit

4-1) Pull down CS.

By making CS = "L" at power ON/OFF, mistake in operation and mistake write are prevented.

- Pull down resistance Rpd of CS pin

To prevent mistake in operation and mistake write at power ON/OFF, CS pull down resistance is necessary. Select an appropriate value to this resistance value from microcontroller VOHM, IOHM, and VIL characteristics of this IC.

$$R_{pd} \geq \frac{VO_{HM}}{IO_{HM}} \dots \textcircled{1}$$

$$VO_{HM} \geq VI_{HE} \dots \textcircled{2}$$

Example) When $V_{CC} = 5V$, $VI_{HE} = 2V$, $VO_{HM} = 2.4V$, $IO_{HM} = 2mA$, from the equation $\textcircled{1}$,

$$R_{pd} \geq \frac{2.4}{2 \times 10^{-3}}$$

$$\therefore R_{pd} \geq 1.2 (K\Omega)$$




Fig. 45 CS pull down resistance

With the value of Rpd to satisfy the above equation, VOHM becomes 2.4V or higher, and with VIHE (= 2.0V), the equation $\textcircled{2}$ is also satisfied.

- VIHE : EEPROM VIH specifications
- VOHM : Microcontroller VOH specifications
- IOHM : Microcontroller IOH specifications

4-2) DO is available in both pull up and pull down.

DO output become "High-Z" in other READY / \overline{BUSY} output timing than after data output at read command and write command.

When malfunction occurs at "High-Z" input of the microcontroller port connected to DO, it is necessary to pull down and pull up DO.

When there is no influence upon the microcontroller actions, DO may be OPEN.

If DO is OPEN, and at timing to output status READY, at timing of CS = "H", SK = "H", DI = "H", EEPROM recognizes this as a start bit, resets READY output, and DO = "High-Z", therefore, READY signal cannot be detected. To avoid such output, pull up DO pin for improvement.




Fig. 46 READY output timing at DO = OPEN

○ Pull up resistance R_{pu} and pull down resistance R_{pd} of DO pin

As for pull up and pull down resistance value, select an appropriate value to this resistance value from microcontroller V_{IH} , V_{IL} , and V_{OH} , I_{OH} , V_{OL} , I_{OL} characteristics of this IC.




Fig. 47 DO pull up resistance

$$R_{pu} \geq \frac{V_{CC} - V_{OLE}}{I_{OLE}} \quad \dots \textcircled{3}$$

$$V_{OLE} \leq V_{ILM} \quad \dots \textcircled{4}$$

Example) When $V_{CC} = 5V$, $V_{OLE} = 0.4V$, $I_{OLE} = 2.1mA$, $V_{ILM} = 0.8V$, from the equation $\textcircled{3}$,

$$R_{pu} \geq \frac{5 - 0.4}{2.1 \times 10^{-3}}$$

$$\therefore R_{pu} \geq 2.2 \text{ (K}\Omega\text{)}$$

With the value of R_{pu} to satisfy the above equation, V_{OLE} becomes 0.4V or below, and with $V_{ILM} (= 0.8V)$, the equation $\textcircled{4}$ is also satisfied.

- V_{OLE} : EEPROM V_{OL} specifications
- I_{OLE} : EEPROM I_{OL} specifications
- V_{ILM} : Microcontroller V_{IL} specifications




Fig. 48 DO pull down resistance

$$R_{pd} \geq \frac{V_{OHE}}{I_{OHE}} \quad \dots \textcircled{5}$$

$$V_{OHE} \geq V_{IHM} \quad \dots \textcircled{6}$$

Example) When $V_{CC} = 5V$, $V_{OHE} = V_{CC} - 0.2V$, $I_{OHE} = 0.1mA$, $V_{IHM} = V_{CC} \times 0.7V$ from the equation $\textcircled{5}$,

$$R_{pd} \geq \frac{5 - 0.2}{0.1 \times 10^{-3}}$$

$$\therefore R_{pd} \geq 48 \text{ (K}\Omega\text{)}$$

With the value of R_{pd} to satisfy the above equation, V_{OHE} becomes 2.4V or below, and with $V_{IHM} (= 3.5V)$, the equation $\textcircled{6}$ is also satisfied.

- V_{OHE} : EEPROM V_{OH} specifications
- I_{OHE} : EEPROM I_{OH} specifications
- V_{IHM} : Microcontroller V_{IH} specifications

5) $\overline{RDY} / \overline{BUSY}$ status display (DO terminal) (common to BR93A46-W, BR93A56-W, BR93A66-W, BR93A76-W, BR93A86-W)

This display outputs the internal status signal. When CS is started after t_{CS} (Min. 200ns) from CS fall after write command input, "H" or "L" is output.

\overline{RDY} display = "L" (\overline{BUSY}) = write under execution

(DO status)

After the timer circuit in the IC works and creates the period of $t_{E/W}$, this time circuit completes automatically.

And write to the memory cell is made in the period of $t_{E/W}$, and during this period, other command is not accepted.

\overline{RDY} display = "H" (READY) = command wait status

(DO status)

Even after $t_{E/W}$ (Max. 5ms) from write of the memory cell, the following command is accepted.

Therefore, CS = "H" in the period of $t_{E/W}$, and when input is in SK, DI, malfunction may occur, therefore, DI = "L" in the area CS = "H". (Especially, in the case of shared input port, attention is required.)

* Do not input any command while status signal is output. Command input in \overline{BUSY} area is cancelled, but command input in READY area is accepted. Therefore, status READY output is cancelled, and malfunction and mistake write may be made.




Fig. 49 \overline{RDY} status output timing chart

6) When to directly connect DI and DO

This IC has independent input terminal DI and output terminal DO, and separate signals are handled on timing chart, meanwhile, by inserting a resistance R between these DI and DO terminals, it is possible to carry out control by 1 control line.




Fig. 50 DI, DO control line common connection

○ Data collision of microcontroller DI/O output and DO output and feedback of DO output to DI input
Drive from the microcontroller DI/O output to DI input on I/O timing, and signal output from DO output occur at the same time in the following points.

- (1) 1 clock cycle to take in A0 address data at read command
Dummy bit "0" is output to DO terminal.
→When address data A0 = "1" input, through current route occurs.




Fig. 51 Collision timing at read data output at DI, DO direct connection

- (1) Timing of CS = "H" after write command. DO terminal in READY / BUSY function output.
When the next start bit input is recognized, "HIGH-Z" gets in.
→Especially, at command input after write, when CS input is started with microcontroller DI/O output "L",
READY output "H" is output from DO terminal, and through current route occurs.

Feedback input at timing of these (1) and (2) does not cause disorder in basic operations, if resistance R is inserted.




Fig. 52 Collision timing at DI, DO direct connection

Note) As for the case (2), attention must be paid to the following.

When status READY is output, DO and DI are shared, DI = "H" and the microcontroller DI/O = "High-Z" or the microcontroller DI/O = "H", if SK clock is input, DO output is input to DI and is recognized as a start bit, and malfunction may occur. As a method to avoid malfunction, at status READY output, set SK = "L", or start CS within 4 clocks after "H" of READY signal is output.




Fig. 53 Start bit input timing at DI, DO direct connection

○ Selection of resistance value R


The resistance R becomes through current limit resistance at data collision. When through current flows, noises of power source line and instantaneous stop of power source may occur. When allowable through current is defined as I, the following relation should be satisfied. Determine allowable current amount in consideration of impedance and so forth of power source line in set. And insert resistance R, and set the value R to satisfy EEPROM input level VIH/VIL even under influence of voltage decline owing to leak current and so forth. Insertion of R will not cause any influence upon basic operations.

(1) Address data A0 = "1" input, dummy bit "0" output timing

(When microcontroller DI/O output is "H", EEPROM DO outputs "L", and "H" is input to DI)

Make the through current to EEPROM 10mA or below.

- See to it that the input level VIH of EEPROM should satisfy the following.



Conditions

$$\begin{aligned} & \text{VOHM} & \text{VIHE} \\ & \text{VOHM} & \text{IOHM} \times R + \text{VOLE} \end{aligned}$$

At this moment, if $\text{VOLE} = 0\text{V}$,

$$\begin{aligned} & \text{VOHM} & \text{IOHM} \times R \\ \therefore & R & \frac{\text{VOHM}}{\text{IOHM}} \dots \textcircled{7} \end{aligned}$$


- VIHE : EEPROM VIH specifications
- VOLE : EEPROM VOL specifications
- VOHM : Microcontroller VOH specifications
- IOHM : Microcontroller IOH specifications

Fig. 54 Circuit at DI, DO direct connection (Microcontroller DI/O "H" output, EEPROM "L" output)

(2) DO status READY output timing

(When the microcontroller DI/O is "L", EEPROM DO outputs "H", and "L" is input to DI)

- Set the EEPROM input level VIL so as to satisfy the following.



Conditions

$$\begin{aligned} & \text{VOLM} & \text{VILE} \\ & \text{VOLM} & \text{VOHE} - \text{IOLM} \times R \end{aligned}$$

At this moment, $\text{VOHE} = \text{Vcc}$,

$$\begin{aligned} & \text{VOLM} & \text{Vcc} - \text{IOLM} \times R \\ \therefore & R & \frac{\text{Vcc} - \text{VOLM}}{\text{IOLM}} \dots \textcircled{8} \end{aligned}$$

- VILE : EEPROM VIL specifications
- VOHE : EEPROM VOH specifications
- VOLM : Microcontroller VOL specifications
- IOLM : Microcontroller IOL specifications

Fig. 55 Circuit at DI, DO direct connection (Microcontroller DI/O "L" output, EEPROM "H" output)

Example) When $\text{Vcc} = 5\text{V}$, $\text{VOHM} = 5\text{V}$, $\text{IOHM} = 0.4\text{mA}$, $\text{VOLM} = 5\text{V}$, $\text{IOLM} = 0.4\text{mA}$,

From the equation $\textcircled{7}$,

$$\begin{aligned} R & \frac{\text{VOHM}}{\text{IOHM}} \\ R & \frac{5}{0.4 \times 10^{-3}} \\ \therefore R & 12.5 [\text{k} \Omega] \dots \textcircled{9} \end{aligned}$$

From the equation $\textcircled{8}$,

$$\begin{aligned} R & \frac{\text{Vcc} - \text{VOLM}}{\text{IOLM}} \\ R & \frac{5 - 0.4}{2.1 \times 10^{-3}} \\ \therefore R & 2.2 [\text{k} \Omega] \dots \textcircled{10} \end{aligned}$$

Therefore, from the equations $\textcircled{9}$ and $\textcircled{10}$,

$$\therefore R = 12.5 [\text{k} \Omega]$$

7) Notes on power ON/OFF

- At power ON/OFF, set CS "L".

When CS is "H", this IC gets in input accept status (active). If power is turned on in this status, noises and the likes may cause malfunction, mistake write or so. To prevent these, at power ON, set CS "L". (When CS is in "L" status, all inputs are cancelled.) And at power decline, owing to power line capacity and so forth, low power status may continue long. At this case too, owing to the same reason, malfunction, mistake write may occur, therefore, at power OFF too, set CS "L".




Fig. 56 Timing at power ON/OFF

(Bad example) CS pin is pulled up to Vcc.

In this case, CS becomes "H" (active status), and EEPROM may have malfunction, mistake write owing to noises and the likes. Even when CS input is High-Z, the status becomes like this case, which please note.

(Good example) It is "L" at power ON/OFF.

Set 10ms or higher to recharge at power OFF. When power is turned on without observing this condition, IC internal circuit may not be reset, which please note.


○POR circuit

This IC has a POR (Power On Reset) circuit as mistake write countermeasure.

After POR action, it gets in write disable status. The POR circuit is valid only when power is ON, and does not work when power is OFF. However, if CS is "H" at power ON/OFF, it may become write enable status owing to noises and the likes.

For secure actions, observe the following conditions.

- 1 Set CS = "L".
- 2 Turn on power so as to satisfy the recommended conditions of t_R , t_{OFF} , V_{bot} for POR circuit action.



Recommended conditions of t_R , t_{OFF} , V_{bot}

t_R	t_{OFF}	V_{bot}
10ms or below	10ms or higher	0.3V or below
100ms or below	10ms or higher	0.2V or below

Fig. 57 Rise waveform diagram

○LVcc circuit

LVcc (Vcc - Lockout) circuit prevents data rewrite action at low power, and prevents wrong write.

At LVcc voltage (Typ. = 1.2V) or below, it prevent data rewrite.

8) Noise countermeasures

○Vcc noise (bypass capacitor)

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a by pass capacitor (0.1 μ F) between IC Vcc and GND, At that moment, attach it as close to IC as possible.

And, it is also recommended to attach a bypass capacitor between board Vcc and GND.

○SK noise


When the rise time (t_R) of SK is long, and a certain degree or more of noise exists, malfunction may occur owing to clock bit displacement. To avoid this, a Schmitt trigger circuit is built in SK input. the hysteresis width of this circuit is set about 0.2V, if noises exist at SK input, set the noise amplitude 0.2Vp-p or below.

And it is recommended to set the rise time (t_R) of SK 100ns or below. In the case when the rise time is 100ns or higher, take sufficient noise countermeasures. Make the clock rise, fall time as small as possible.

●Cautions on use

- (1) Described numeric values and data are design representative values, and the values are not guaranteed.
- (2) We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our LSI.
- (3) Absolute Maximum Ratings
If the absolute maximum ratings such as impressed voltage and action temperature range and so forth are exceeded, LSI may be destructed. Do not impress voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to LSI.
- (4) GND electric potential
Set the voltage of GND terminal lowest at any action condition. Make sure that each terminal voltage is not lower than that of GND terminal in consideration of transition status.
- (5) Heat design
In consideration of allowable loss in actual use condition, carry out heat design with sufficient margin.
- (6) Terminal to terminal shortcircuit and wrong packaging
When to package LSI onto a board, pay sufficient attention to LSI direction and displacement. Wrong packaging may destruct LSI. And in the case of shortcircuit between LSI terminals and terminals and power source, terminal and GND owing to foreign matter, LSI may be destructed.
- (7) Use in a strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.

● Selection of order type



● Package specifications

SOP8/SOP-J8/SSOP-B8

<p><External appearance></p> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>• SOP8</p> </div> <div style="text-align: center;"> <p>• SOP-J8</p> </div> </div> <p>(Unit : mm)</p>	<p><Package specifications></p> <table border="1"> <tr> <td>Package type</td> <td>Emboss taping</td> </tr> <tr> <td>Package quantity</td> <td>2500pcs</td> </tr> <tr> <td>Package direction</td> <td>E2 (When the reel is gripped by the left hand, and the tape is pulled out by the right hand, No.1 pin of the product is at the left top.)</td> </tr> </table> <p>* For ordering, specify a number of multiples of the package quantity.</p>	Package type	Emboss taping	Package quantity	2500pcs	Package direction	E2 (When the reel is gripped by the left hand, and the tape is pulled out by the right hand, No.1 pin of the product is at the left top.)
Package type	Emboss taping						
Package quantity	2500pcs						
Package direction	E2 (When the reel is gripped by the left hand, and the tape is pulled out by the right hand, No.1 pin of the product is at the left top.)						

- The contents described herein are correct as of October, 2005
- The contents described herein are subject to change without notice. For updates of the latest information, please contact and confirm with ROHM CO.,LTD.
- Any part of this application note must not be duplicated or copied without our permission.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams and information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by ROHM CO., LTD. is granted to any such buyer.
- The products described herein utilize silicon as the main material.
- The products described herein are not designed to be X ray proof.

The products listed in this catalog are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys). Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

Excellence in Electronics



ROHM CO., LTD.

21, Saiin Mizosaki-cho, Ukyo-ku, Kyoto
615-8585, Japan
TEL: (075)311-2121 FAX: (075)315-0172
URL: <http://www.rohm.com>

Published by
Application Engineering Group

Contact us for further information about the products.

Atlanta U.S.A. / ROHM ELECTRONICS ATLANTA SALES OFFICE
(DIVISION OF ROHM ELE U.S.A., LLC)
TEL: +1(770)754-8972 FAX: +1(770)754-0691

Dallas U.S.A. / ROHM ELECTRONICS DALLAS SALES OFFICE
(DIVISION OF ROHM ELE U.S.A., LLC)
TEL: +1(972)312-8818 FAX: +1(972)312-0330

San Diego U.S.A. / ROHM ELECTRONICS SAN DIEGO SALES OFFICE
(DIVISION OF ROHM ELE U.S.A., LLC)
TEL: +1(858)625-9630 FAX: +1(858)625-3670

Germany / ROHM ELECTRONICS (GMBH) (GERMANY)
TEL: +49(2154)9210 FAX: +49(2154)921400

United Kingdom / ROHM ELECTRONICS (GMBH) (UK)
TEL: +44(0)1908-306700 FAX: +44(0)1908-235788

France / ROHM ELECTRONICS (GMBH) (FRANCE)
TEL: +33(0)1 56 97 30 60 FAX: +33(0)1 56 97 30 80

Hong Kong China / ROHM ELECTRONICS (H.K.) CO., LTD.
TEL: +852(2)7406262 FAX: +852(2)375-8971

Shanghai China / ROHM ELECTRONICS (SHANGHAI) CO., LTD.
TEL: +86(21)6279-2727 FAX: +86(21)6247-2066

Dalian China / ROHM ELECTRONICS TRADING (DALIAN) CO., LTD.
TEL: +86(411)8230-8549 FAX: +86(411)8230-8537

Beijing China / BEIJING REPRESENTATIVE OFFICE
TEL: +86(10)8525-2483 FAX: +86(10)8525-2489

Taiwan / ROHM ELECTRONICS TAIWAN CO., LTD.
TEL: +886(2)2500-5886 FAX: +886(2)2500-2869

Korea / ROHM ELECTRONICS KOREA CORPORATION
TEL: +82(2)8182-7000 FAX: +82(2)8182-715

Singapore / ROHM ELECTRONICS ASIA PTE. LTD. (RES/REI)
TEL: +65-6332-2322 FAX: +65-6332-6662

Malaysia / ROHM ELECTRONICS (MALAYSIA) SDN. BHD.
TEL: +60(3)7958-8355 FAX: +60(3)7958-8377

Philippines / ROHM ELECTRONICS (PHILIPPINES) SALES CORPORATION
TEL: +63(2)807-8872 FAX: +63(2)809-1422

Thailand / ROHM ELECTRONICS (THAILAND) CO., LTD.
TEL: +66(2)254-4890 FAX: +66(2)256-6334

Catalog No. 05T818A '05.10 ROHM© 2000 TSU

Notes

- No technical content pages of this document may be reproduced in any form or transmitted by any means without prior permission of ROHM CO.,LTD.
- The contents described herein are subject to change without notice. The specifications for the product described in this document are for reference only. Upon actual use, therefore, please request that specifications to be separately delivered.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, no express or implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by
- ROHM CO., LTD. is granted to any such buyer.
- Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

It is our top priority to supply products with the utmost quality and reliability. However, there is always a chance of failure due to unexpected factors. Therefore, please take into account the derating characteristics and allow for sufficient safety features, such as extra margin, anti-flammability, and fail-safe measures when designing in order to prevent possible accidents that may result in bodily harm or fire caused by component failure. ROHM cannot be held responsible for any damages arising from the use of the products under conditions out of the range of the specifications or due to non-compliance with the NOTES specified in this catalog.

Thank you for your accessing to ROHM product informations.

More detail product informations and catalogs are available, please contact your nearest sales office.

ROHM Customer Support System

THE AMERICAS / EUROPE / ASIA / JAPAN

www.rohm.com

Contact us : webmaster@rohm.co.jp