

Gigabit Ethernet Transceiver Chip

Preliminary Technical Data

Features

- IEEE 802.3z Gbit Ethernet Compatible, Supports 1250 MBd Gigabit Ethernet
- Based on X3T11 "10 Bit Specification"
- Low Power Consumption
- Transmitter and Receiver Functions Incorporated onto a Single IC
- Two Package Sizes Available: – 10 mm PQFP (HDMP-1636)
- 14 mm PQFP (HDMP-1646)
- 10-Bit Wide Parallel TTL Compatible I/Os
- Single +3.3 V Power Supply
- 5-Volt Tolerant I/Os
- 2 KV ESD Protection

Applications

- 1250 MBd Gigabit Ethernet Interface
- High Speed Proprietary Interface
- Backplane Serialization
- Bus Extender

Description

The HDMP-1636/46 transceiver is a single silicon bipolar integrated circuit packaged in a plastic QFP package. It provides a low-cost, low-power physical layer solution for 1250 MBd Gigabit Ethernet or proprietary link interfaces. It provides complete Serialize/ Deserialize for copper transmission, incorporating both the Gigabit Ethernet transmit and receive functions into a single device.

This chip is used to build a high speed interface (as shown in Figure 1) while minimizing board space, power and cost. It is compatible with the IEEE 802.3z specification.

The transmitter section accepts 10-bit wide parallel TTL data and multiplexes this data into a high speed serial data stream. The parallel data is expected to be 8B/10B encoded data, or equivalent. This parallel data is latched into the input register of the transmitter section on the rising edge of the 125 MHz reference clock (used as the transmit byte clock).

The transmitter section's PLL locks to this user supplied 125 MHz byte clock. This clock is then multiplied by 10, to generate the 1250 MHz serial signal clock used to generate the high speed output. The high speed outputs are capable of interfacing directly to copper cables for electrical transmission or to a separate fiber optic module for optical transmission.

HDMP-1636 Transceiver HDMP-1646 Transceiver



The receiver section accepts a serial electrical data stream at 1250 MBd and recovers the original 10-bit wide parallel data. The receiver PLL locks onto the incoming serial signal and recovers the high speed serial clock and data. The serial data is converted back into 10-bit parallel data, recognizing the 8B/10B comma character to establish byte alignment.

The recovered parallel data is presented to the user at TTL compatible outputs. The receiver section also recovers two 62.5 MHz receiver byte clocks which are 180 degrees out of phase with each other. The parallel data is properly aligned with the rising edge of alternating clocks.

For test purposes, the transceiver provides for on-chip local loopback functionality, controlled through an external input pin. Additionally, the byte




Figure 1. Typical Application Using the HDMP-16x6.




Figure 2. HDMP-16x6 Transceiver Block Diagram.

synchronization feature may be disabled. This may be useful in proprietary applications which use alternative methods to align the parallel data.

HDMP-1636/46 Block Diagram

The HDMP-1636/46 was designed to transmit and receive 10-bit wide parallel data over a single high-speed line. The parallel data applied to the transmitter is expected to be encoded per the Gigabit Ethernet specification, which uses an 8B/10B encoding scheme with special reserve characters for link management purposes. In order to accomplish this task, the HDMP-1636/46 incorporates the following:

- TTL Parallel I/O's
- High Speed Phase Lock Loops
- Clock Generation/Recovery Circuitry
- Parallel to Serial Converter
- High Speed Serial Clock and Data Recovery Circuitry
- Comma Character Recognition Circuitry
- Byte Alignment Circuitry
- Serial to Parallel Converter

INPUT LATCH

The transmitter accepts 10-bit wide TTL parallel data at inputs TX[0..9]. The user-provided reference clock signal, REFCLK, is also used as the transmit byte clock. The TX[0..9] and REFCLK signals must be properly aligned, as shown in Figure 3.

TX PLL/CLOCK GENERATOR

The transmitter Phase Lock Loop and Clock Generator (TX PLL/ CLOCK GENERATOR) block is responsible for generating all internal clocks needed by the transmitter section to perform its functions. These clocks are based on the supplied reference byte clock (REFCLK). REFCLK is used as both the frequency reference clock for the PLL and the transmit byte clock for the incoming data latches. It is expected to be 125 MHz and properly aligned to the incoming parallel data (see Figure 3). This clock is then multiplied by 10 to generate the 1250 MHz clock necessary for the high speed serial outputs.

FRAME MUX

The FRAME MUX accepts the 10bit wide parallel data from the INPUT LATCH. Using internally generated high speed clocks, this parallel data is multiplexed into the 1250 MBd serial data stream. The data bits are transmitted sequentially, from the least significant bit (TX[0]) to the most significant bit (TX[9]).

OUTPUT SELECT

The OUTPUT SELECT block provides for an optional internal loopback of the high speed serial signal, for testing purposes.

In normal operation, LOOPEN is set low and the serial data stream is placed at +/- DOUT. When wrap-mode is activated by setting LOOPEN high, the +/- DOUT pins are held static at logic 1 and the serial output signal is internally wrapped to the INPUT SELECT box of the receiver section.

INPUT SELECT

The INPUT SELECT block determines whether the signal at +/- DIN or the internal loop-back serial signal is used. In normal operation, LOOPEN is set low and the serial data is accepted at +/- DIN. When LOOPEN is set high, the high speed serial signal is internally looped-back from the transmitter section to the receiver section. This feature allows for loop back testing exclusive of the transmission medium.

RX PLL/CLOCK RECOVERY

The RX PLL/CLOCK RECOVERY block is responsible for frequency and phase locking onto the incoming serial data stream and recovering the bit and byte clocks. An automatic locking feature allows the Rx PLL to lock onto the input data stream without external controls. It does this by continually frequency locking onto the 125 MHz clock, and then phase locking onto the input data stream. An internal signal detection circuit monitors the presence of the input, and invokes the phase detection as the data stream appears. Once bit locked, the receiver generates the high speed sampling clock at 1250 MHz for the input sampler, and recovers the two 62.5 Mhz

receiver byte clocks (RBC1/RBC0). These clocks are 180 degrees out of phase with each other, and are alternately used to clock the 10-bit parallel output data.

INPUT SAMPLER

The INPUT SAMPLER is responsible for converting the serial input signal into a re-timed serial bit stream. In order to accomplish this, it uses the high speed serial clock recovered from the RX PLL/CLOCK RECOVERY block. This serial bit stream is sent to the FRAME DEMUX and BYTE SYNC block.

FRAME DEMUX AND BYTE SYNC

The FRAME DEMUX AND BYTE SYNC block is responsible for restoring the 10-bit parallel data from the high speed serial bit stream. This block is also responsible for recognizing the comma character (or a K28.5 character) of positive disparity (0011111xxx). When recognized, the FRAME DEMUX AND BYTE SYNC block works with the RX PLL/CLOCK RECOVERY block to properly align the receive byte clocks to the parallel data. When a comma character is detected and realignment of the receiver byte clocks (RBC1/RBC0) is necessary, these clocks are stretched, not slivered, to the

next possible correct alignment position. These clocks will be fully aligned by the start of the second 2-byte ordered set. The second comma character received shall be aligned with the rising edge of RBC1. Comma characters should not be transmitted in consecutive bytes to allow the receiver byte clocks to maintain their proper recovered frequencies.

OUTPUT DRIVERS

The OUTPUT DRIVERS present the 10-bit parallel recovered data byte properly aligned to the receive byte clocks (RBC1/RBC0), as shown in Figure 5. These output data buffers provide TTL compatible signals.

HDMP-1636/46 (Transmitter Section)

Timing Characteristics

 $T_A = 0^{\circ}C$ to +60°C, $V_{CC} = 3.15$ V to 3.45 V

Symbol	Parameter	Units	Min.	Тур.	Max.
t _{setup}	Setup Time	nsec	2		
t _{hold}	Hold Time	nsec	1		
t_txlat ^[1]	Transmitter Latency	nsec		TBD	
		bits		TBD	

Note:

1. The transmitter latency, as shown in Figure 4, is defined as the time between the latching in of the parallel data word (as triggered by the rising edge of the transmit byte clock, REFCLK) and the transmission of the first serial bit of that parallel word (defined by the rising edge of the first bit transmitted).




Figure 3. Transmitter Section Timing.




Figure 4. Transmitter Latency.

HDMP-1636/46 (Receiver Section)

Timing Characteristics

Symbol	Parameter	Units	Min.	Тур.	Max.
b_sync ^[1,2]	Bit Sync Time	bits			2500
t _{valid_before}	fore Time Data Valid Before Rising Edge of RBC		2.5	TBD	
t _{valid_after}	Time Data Valid After Rising Edge of RBC	nsec	1.5	TBD	
t _{duty}	RBC Duty Cycle	%	40		60
t _{A-B}	Rising Edge Time Difference	nsec	7.5	7.9	8.5
t_rxlat ^[3]	Receiver Latency	nsec		22.4	
		bits		28	

 $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 3.15$ V to 3.45 V

Notes:

1. This is the recovery time for input phase jumps, per the Fibre Channel Specification X3.230-1994 FC-PH Standard, Sec 5.3.

2. Tested using $C_{PLL} = 0.1 \ \mu F$.

3. The receiver latency, as shown in Figure 6, is defined as the time between receiving the first serial bit of a parallel data word (defined as the first edge of the first serial) and the clocking out of that parallel word (defined by the rising edge of the receive byte clock, either RBC1 or RBC0).




Figure 5. Receiver Section Timing.

HDMP-1636/46 (TRx) Absolute Maximum Ratings

 $T_A = 25$ °C, except as specified. Operation in excess of any one of these conditions may result in permanent damage to this device.

Symbol	Parameter	Units	Min.	Max.
V _{CC}	Supply Voltage	V	-0.5	5.0
V _{IN,TTL}	TTL Input Voltage	V	-0.7	$V_{\rm CC} + 0.7$
V _{IN,HS_IN}	HS_IN Input Voltage	V	2.0	V _{CC}
IO,TTL	TTL Output Source Current			13
T _{stg}	Storage Temperature		-40	+130
Tj	Junction Operating Temperature	°C	0	+130

HDMP-1636/46 (TRx) Guaranteed Operating Rates

 $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 3.15$ V to 3.45 V

Parallel Clo	ck Rate (MHz)	Serial Baud Rate (MBaud)		
Min.	Max.	Min.	Max.	
124.0	126.0	1240	1260	

HDMP-1636/46 (TRx) Transceiver Reference Clock Requirements

 $T_A = 0^{\circ}C \text{ to } + 70^{\circ}C, V_{CC} = 3.15 \text{ V to } 3.45 \text{ V}$

Symbol	Parameter	Unit	Min.	Typ.	Max.
f	Nominal Frequency (for Gigabit Ethernet Compliance)	MHz		125	
F _{tol}	Frequency Tolerance	ppm	-100		+100
Symm	Symmetry (Duty Cycle)	%	40		60

HDMP-1636/46 (TRx) DC Electrical Specifications

 $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 3.15$ V to 3.45 V

Symbol	Parameter	Unit	Min.	Typ.	Max.
V _{IH,TTL}	TTL Input High Voltage Level, Guaranteed High Signal	V	2		V _{CC}
	for All Inputs				
V _{IL,TTL}	TTL Input Low Voltage Level, Guaranteed Low Signal for	V	0		0.8
	All Inputs				
VOH,TTL	TTL Output High Voltage Level, $I_{OH} = -400 \ \mu A$	V	2.2		VCC
V _{OL,TTL}	V _{OL,TTL} TTL Output Low Voltage Level, I _{OL} = 1 mA				0.6
I _{IH,TTL}	$I_{IH,TTL}$ Input High Current (Magnitude), $V_{IN} = V_{CC}$			0.003	40
I _{IL-TTL} Input Low Current (Magnitude), V _{IN} = 0 Volts				-366	-600
I _{CC,TRx} [1,2]	Transceiver V _{CC} Supply Current, $T_A = 25^{\circ}C$	mA		205	

Notes:

1. Measurement Conditions: Tested sending 1250 MBd PRBS 27-1 sequence from a serial BERT with both DOUT outputs biased with 150 Ω resistors.

2. Typical specified with V_{CC} = 3.3 volts, maximum specified with V_{CC} = 3.45 volts.

HDMP-1636/46 (TRx)


AC Electrical Specifications

 $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 3.15$ V to 3.45 V


Symbol	Parameter	Units	Min.	Тур.	Max.
t _{r,TTLin}	Input TTL Rise Time, 0.8 to 2.0 Volts	nsec		2	
t _{f,TTLin}	Input TTL Fall Time, 2.0 to 0.8 Volts	nsec		2	
t _{r,TTLout}	Output TTL Rise Time, 0.8 to 2.0 Volts, 10 pF Load	nsec		1.5	2.4
t _{f,TTLout}	Output TTL Fall Time, 2.0 to 0.8 Volts, 10 pF Load	nsec		1.1	2.4
t _{rs,HS_OUT}	HS_OUT Single-Ended (+DOUT) Rise Time	psec	85	TBD	327
t _{fs,HS_OUT}	HS_OUT Single-Ended (+DOUT) Fall Time	psec	85	TBD	327
t _{rd,HS_OUT}	HS_OUT Differential Rise Time	psec	85		327
t _{fd,HS_OUT}	HS_OUT Differential Fall Time	psec	85		327
V _{IP,HS_IN}	HS_IN Input Peak-to-Peak Differential Voltage	mV	200	1200	2000
V _{OP,HS_OUT} ^[1]	HS_OUT Output Peak-to-Peak Differential Voltage	mV	1200	1580	2200

Note:

1. Output Peak-to-Peak Differential Voltage specified as DOUT+ minus DOUT-.



a. Differential HS_OUT Output (Dout+ Minus Dout-).



b. Single-Ended HS_OUT Output (Dout+).

Eye Diagrams of the High-Speed Serial Outputs from the HDMP-1636/46 as Captured on the HP 83480A Digital Communications Analyzer. Tested with PRBS = 2^{7} -1.

Figure 7. Transmitter DOUT Eye Diagrams.


HDMP-1636/46 (Transmitter Section) Output Jitter Characteristics

 $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 3.15$ V to 3.45 V

Symbol	Parameter	Units	Typ.
RJ[1]	Random Jitter at DOUT, the High Speed Electrical Data Port, specified as	\mathbf{ps}	8
	1 sigma deviation of the 50% crossing point (RMS)		
DJ[1]	Deterministic Jitter at DOUT, the High Speed Electrical Data Port (pk-pk)	\mathbf{ps}	15

Note:

1. Defined by Fibre Channel Specification X3.230-1994 FC-PH Standard, Annex A, Section A.4 and tested using measurement method shown in Figure 8.



a. Block Diagram of RJ Measurement Method.

Figure 8. Transmitter Jitter Measurement Method.

HDMP-1636/46 (TRx) Thermal and Power Temperature Characteristics

 $T_A = 0^{\circ}C \text{ to } + 70^{\circ}C, V_{CC} = 3.15 \text{ V to } 3.45 \text{ V}$

Symbol	Parameter	Units	Typ.	Max.
$P_{D,TRx}^{[1,2]}$	Transceiver Power Dissipation, Outputs Open, Parallel Da	ta mW	630	850
	has 5 Ones and 5 Zeroes			
$P_{D,TRx}^{[1,2,3]}$	Transceiver Power Dissipation, Outputs Connected per	mW	685	900
	Recommended Bias Terminations with Idle Pattern			
$\Theta_{jc}^{[4]}$	Thermal Resistance, Junction to Case HDMP-1636	°C/Watt	10	
	HDMP-1646		7	

Notes:

1. P_D is obtained by multiplying the max V_{CC} by the max I_{CC} and subtracting the power dissipated outside the chip at the high speed bias resistors.

2. Typical value specified with V_{CC} = 3.3 volts, maximum value specified with V_{CC} = 3.45 volts.

3. Specified with high speed outputs biased with 150Ω resistors and receiver TTL outputs driving 10 pF loads.

4. Based on independent package testing by HP. Θ_{ja} for these devices is 48°C/Watt for the HDMP-1636 and 44°C/Watt for the HDMP-1646. Θ_{ja} is measured on a standard 3x3" FR4 PCB in a still air environment. To determine the actual junction temperature in a given application, use the value as described as follows: $T_j = T_C + (\Theta_{jc} \times Pd)$, where T_C is the case temperature measured on the top center of the package and P_D is the power being dissipated.

b. Block Diagram of DJ Measurement Method.

I/O Type Definitions

I/O Type	Definition
I-TTL	Input TTL, Floats High When Left Open
O-TTL	Output TTL
HS_OUT	High Speed Output, ECL Compatible
HS_IN	High Speed Input
С	External Circuit Node
S	Power Supply or Ground

HDMP-1636/46 (TRx) Pin Input Capacitance

Symbol	Parameter	Units	Тур.	Max.
CINPUT	Input Capacitance on TTL Input Pins	pF	1.6	




Figure 9. O-TTL and I-TTL Simplified Circuit Schematic.




Figure 10. HS_OUT and HS_IN Simplified Circuit Schematic. Notes:

- 1. HS_IN inputs should never be connected to ground as permanent damage to the device may result.
- 2. The optional series padding resistors (Rpad) help dampen load reflections. Typical Rpad values for mismatched loads range between 25-75 Ω .




Figure 11. HDMP-1636/46 (TRx) Package Layout and Marking, Top View.


*Note: Pins 26 and 27 are designated as "no connect" pins and must be left unconnected.

TRx I/O Definition

Name	Pin	Туре	Signal
BYTSYNC	47	O-TTL	Byte Sync Output: An active high output. Used to indicate detection of a comma character (0011111XXX). It is only active when ENBYTSYNC is enabled.
-DIN +DIN	52 54	HS_IN	Serial Data Inputs: High-speed inputs. Serial data is accepted from the ± DIN inputs when LOOPEN is low.
-DOUT +DOUT	61 62	HS_OUT	Serial Data Outputs: High-speed outputs. These lines are active when LOOPEN is set low. When LOOPEN is set high, these outputs are held static at logic 1.
ENBYTSYNC	24	I-TTL	Enable Byte Sync Input: When high, turns on the internal byte sync function to allow clock synchronization to a comma character, (00111111XXX). When the line is low, the function is disabled and will not reset registers and clocks, or strobe the BYTSYNC line.
GND	21 25 58	S	Logic Ground: Normally 0 volts. This ground is used for internal PECL logic. It should be isolated from the noisy TTL ground as well as possible.
GND_RXA	51	S	Analog Ground: Normally 0 volts. Used to provide a clean ground plane for the receiver PLL and high-speed analog cells.
GND_RXHS	56	S	Ground: Normally 0 volts.
GND_RXTTL	$32 \\ 33 \\ 46$	S	TTL Receiver Ground: Normally 0 volts. Used for the TTL output cells of the receiver section.
GND_TXA	15	S	Analog Ground: Normally 0 volts. Used to provide a clean ground plane for the PLL and high-speed analog cells.
GND_TXHS	64	S	Ground: Normally 0 volts.
GND_TXTTL	1 14	S	TTL Transmitter Ground: Normally 0 volts. Used for the TTL input cells of the transmitter section.
LOOPEN	19	I-TTL	Loopback Enable Input: When set high, the high-speed serial signal is internally wrapped from the transmitter's serial loopback outputs back to the receiver's loopback inputs. Also, when in loopback mode, the \pm DOUT outputs are held static at logic 1. When set low, \pm DOUT outputs and \pm DIN inputs are active.
RBC1 RBC0	30 31	O-TTL	Receiver Byte Clocks: The receiver section recovers two 62.5 MHz receive byte clocks. These two clocks are 180 degrees out of phase. The receiver parallel data outputs are alternately clocked on the rising edge of these clocks. The rising edge of RBC1 aligns with the output of the comma character (for byte alignment) when detected.
REFCLK	22	I-TTL	Reference Clock and Transmit Byte Clock: A 125 MHz clock supplied by the host system. The transmitter section accepts this signal as the frequency reference clock. It is multiplied by 10 to generate the serial bit clock and other internal clocks. The transmit side also uses this clock as the transmit byte clock for the incoming parallel data TX[0]TX[9]. It also serves as the reference clock for the receive portion of the transceiver.
N/C	26,27		These pins are factory test pins and must be left unconnected.

TRx I/O Definition (cont'd.)

Name	Pin	Туре	Signal
RX[0]	45	O-TTL	Data Outputs: One 10 bit data byte. RX[0] is the first bit received.
RX[1]	44	_	RX[0] is the least significant bit.
RX[2]	43		
RX[3]	41		
RX[4]	40		
RX[5]	39		
RX[6]	38		
RX[7]	36		
RX[8]	35		
RX[9]	34		
RXCAP0	48	С	Loop Filter Capacitor: A loop filter capacitor for the internal PLL must
RXCAP1	49		be connected across the RXCAP0 and RXCAP1 pins. (typical value = $0.1 \mu\text{F}$)
TX[0]	2	I-TTL	Data Inputs: One 10 bit, 8B/10B-encoded data byte. TX[0] is the first
TX[1]	$\begin{vmatrix} 2\\ 3 \end{vmatrix}$	1-111	bit transmitted. TX[0] is the least significant bit.
TX[1] TX[2]	4		bit transmitted. 1A[0] is the least significant bit.
TX[2] TX[3]	$\begin{vmatrix} 4\\6 \end{vmatrix}$		
	7		
TX[4] TX[5]	8		
	$\frac{8}{9}$		
TX[6]			
TX[7]	11 12		
TX[8]			
TX[9]	13		
TXCAP1	16	С	Loop Filter Capacitor: A loop filter capacitor must be connected across
TXCAP0	17		the TXCAP1 and TXCAP0 pins (typical value = 0.1μ F).
V _{CC} _RX	23	S	Logic Power Supply: Normally 3.3 volts. Used for internal receiver
	28		PECL logic. It should be isolated from the noisy TTL supply as well as
	57		possible.
V _{CC} _RXA	50	S	Analog Power Supply: Normally 3.3 volts. Used to provide a clean
			supply line for the PLL and high-speed analog cells.
V _{CC} _RXHS	53	S	High-Speed Supply: Normally 3.3 volts. Used only for the high-speed
(<u>()</u> [[]]]	55	~	receiver cell (HS_IN). Noise on this line should be minimized for best
			operation.
	29	S	TTL Power Supply: Normally 3.3 volts. Used for all TTL receiver output
V _{CC} _RXTTL		G	buffer cells.
	37		builer cens.
	42	~	
V _{CC} _TX	20	S	Logic Power Supply: Normally 3.3 volts. Used for internal transmitter PECL
	59		logic. It should be isolated from the noisy TTL supply as well as possible.
V _{CC} _TXA	18	S	Analog Power Supply: Normally 3.3 volts. Used to provide a clean
			supply line for the PLL and high-speed analog cells.
V _{CC} _TXECL	60	S	High-Speed ECL Supply: Normally 3.3 volts. Used only for the last stage
<u> </u>	-	-	of the high-speed transmitter output cell (HS OUT) as shown in
			Figure 10. Due to high current transitions, this V _{CC} should be well
			bypassed to a ground plane.
V _{CC} _TXHS	63	S	High-Speed Supply: Normally 3.3 volts. Used by the transmitter side for the
VUU_IAIIS	00	G	
	-	~	high-speed circuitry. Noise on this line should be minimized for best operation.
V _{CC} _TXTTL	5	S	TTL Power Supply: Normally 3.3 volts. Used for all TTL
	10		transmitter input buffer cells.



 * SUPPLY VOLTAGE INTO V_CC_RXA AND V_CC_TXA SHOULD BE FROM A LOW NOISE SOURCE. ALL BYPASS CAPACITORS AND PLL FILTER CAPACITORS ARE 0.1 $\mu F.$

Figure 12. Power Supply Bypass.

Start-up Procedure:

The transceiver start-up procedure(s) use the following conditions: $V_{CC} = +3.3 \text{ V} \pm 5\%$ and REFCLK = 125 MHz ± 100 ppm.

After the above conditions have been met, apply valid data using a balanced code such as 8B/10B. Frequency lock occurs within $500 \ \mu s$. After frequency lock, phase lock occurs within 2500 bit times.

Transceiver Power Supply Bypass and Loop Filter Capacitors

Bypass capacitors should be liberally used and placed as close as possible to the appropriate power supply pins of the HDMP-1636/46 as shown on the schematic of Figure 12. All bypass chip capacitors are $0.1 \,\mu\text{F}$. The V_{CC}_RXA and V_{CC}_TXA pins are the analog power supply pins for the PLL sections. The voltage into these pins should be clean with minimum noise. The PLL loop filter capacitors and their pin locations are also shown on Figure 12. Notice that only two capacitors are required: CPLLT for the transmitter and CPLLR for the receiver. Nominal capacitance is $0.1 \ \mu F$. The voltage across the capacitors is on the order of 1 volt, so the capacitor can be a low voltage type and physically small. The PLL capacitors are placed physically close to the appropriate pins on the HDMP-1636/46. Keeping the lines short will prevent them from picking up stray noise from surrounding lines or components.


PRE-RELEASE PRODUCT DISCLAIMER:

This product is in development at the Hewlett-Packard CSSD in San Jose, California. Until Hewlett-Packard releases this product for general sales, HP reserves the right to alter specifications, features, capabilities, functions, manufacturing release dates, and even general availability of the product at any time.

Package Information

Item	Details				
Package Material	Plastic				
Lead Finish Material	85% Tin, 15% Lead				
Lead Finish Thickness	300-800 μm				
Lead Coplanarity	HDMP-1636 0.08 mm max				
	HDMP-1646 0.10 mm max				

Mechanical Dimensions



PART NUMBER	A1	A2	B1	B2	B3	B4	B5	C1	C2	C3
HDMP-1636	10.00	13.20	0.22	0.50	0.60	0.17	0.25	2.00	0.25 MIN.	2.45
HDMP-1646	14.00	17.20	0.35	0.80	0.88	0.17	0.25	2.00	0.25 MAX.	2.35
TOLERANCE	± 0.10	± 0.25	± 0.05	BASIC	+ 0.15/ - 0.10	MAX.		+ 0.10/ - 0.05		MAX.

Figure 13. Mechanical Dimensions of HDMP-1636/46.