**M5M29GB/T320VP-80** 33,554,432-BIT (4,194,304-WORD BY 8-BIT / 2,097,152-WORD BY16-BIT)

CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY

#### DESCRIPTION

The Mobile FLASH M5M29GB/T320VP are 3.3V-only high speed 33,554,432-bit CMOS boot block Flash Memories with alternating BGO (Back Ground Operation) feature. The BGO feature of the device allows Program or Erase operations to be performed in one bank while the device simultaneously allows Read operations to be performed on the other bank. This BGO feature is suitable for mobile and personal computing, and communication products. The M5M29GB/T320VP are fabricated by CMOS technology for the peripheral circuits and DINOR(Divided bit line NOR) architecture for the memory cells, and are available in 48pin TSOP(I).

## FEATURES

| <ul> <li>Organization</li> </ul>          |  | 2,097,152 word x 16bit   |
|---|--|--|
|   |  | 4,194,304 word x 8 bit   |
| <ul> <li>Supply voltage</li> </ul>        |  | Vcc = 2.7 ~ 3.6V   |
| Access time                               |  | 80ns (Vcc=3.0~3.6V)<br>90ns (Vcc=2.7~3.6V)   |
| Program/Era<br>Standby<br>• Deep power do | natic Power saving)<br>ase<br>wn mode<br>or Bank(I) and Bank(II) | 72 mW (Max. at 5MHz)<br>0.33µW (typ.)<br>126mW (Max.)<br>0.33µW (typ.)<br>0.33µW (typ.)  |
| (Page P                                   | ogram) ·····<br>rogram) ·····<br>or Bank(III) and Bank(IV)       |  |
|   | •  |  |
|   | Boot Block ·····   | 4Kword/8Kbyte x 2  |
| Bank(II)  <br>Bank(III)                   | Main Block ······<br>Main Block ·····<br>Main Block ·····        | <ul> <li>32Kword/64Kbyte x 7</li> <li>32Kword/64Kbyte x 8</li> <li>32Kword/64Kbyte x 24</li> <li>32Kword/64Kbyte x 24</li> </ul> |
| <ul> <li>Program/Erase</li> </ul>         | cycles ·····   | ······ 100Kcycles  |

| <ul> <li>Boot Block</li> </ul> |                  |
|--------------------------------|------------------|
| M5M29GB320VP                   | ·····Bottom Boot |
| M5M29GT320VP                   | ·····Top Boot    |

Renesas LSIs

 Other Functions Soft Ware Command Control Selective Block Lock Status Register Read Alternating Back Ground Program/Erase Operation Between Bank(I), Bank(II), Bank(III) and Bank(IV)


Package

48-Lead, 12mm x 20mm TSOP (type-I)

### APPLICATION

Code Strage Digital Cellular Phone Telecommunication Mobile Computing Machine PDA (Personal Digital Assistance) Car Navigation System Video Game Machine


#### **PIN CONFIGURATION (TOP VIEW)**




RenesasTechnologyCorp.

Renesas LSIs M5M29GB/T320VP-80

33,554,432-BIT (4,194,304-WORD BY 8-BIT / 2,097,152-WORD BY16-BIT) CMOS 3.3V-ONLY, BLOCK ERASE FLASH MEMORY







2

Renesas Technology Corp.

Rev3.0\_48a\_bazz



# RenesasTechnologyCorp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

| <ul> <li>Notes regarding these materials</li> </ul>   |  |
|---|--|
| · These materials are intended as a reference   | to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectua   |
|   | g to Renesas Technology Corporation or a third party.<br>no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application   |
| <ul> <li>All information contained in these materials,<br/>Renesas Technology Corporation without no<br/>Corporation product distributor for the latest</li> </ul>      | including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by<br>tice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology<br>product information before purchasing a product listed herein.<br>technical inaccuracies or typographical errors.  |
| Renesas Technology Corporation assumes  | no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.   |
| <ul> <li>When using any or all of the information com<br/>on the applicability of the information and pro</li> <li>Renesas Technology Corporation semicondul</li> </ul> | lished by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page ( <u>http://www.renesas.com</u> ).<br>ained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decisior<br>ducts. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.<br>uctors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology |
| Corporation or an authorized Renesas Tech<br>medical, aerospace, nuclear, or undersea re  | nology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular,   |
|   | loogy Corporation is necessary to reprint or reproduce in whole or in part these materials.  |
| <ul> <li>If these products or technologies are subject<br/>destination.</li> </ul>  | to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved  |
| Any diversion or reexport contrary to the exp   | ort control laws and regulations of Japan and/or the country of destination is prohibited.<br>ation for further details on these materials or the products contained therein.  |

© 2003 Renesas Technology Corp. New publication, effective April 2003. Specifications subject to change without notice Renesas Technology Corp.